LLVM/project 2692f5ellvm/lib/Target/AMDGPU GCNSubtarget.h AMDGPU.td

[NFCI][AMDGPU] Convert more `SubtargetFeatures` to use `AMDGPUSubtargetFeature` and X-macros (#177256)

Extend the X-macro pattern to eliminate boilerplate for additional
subtarget features.

This reduces ~50 lines of repetitive member declarations and getter
definitions.
DeltaFile
+123-140llvm/lib/Target/AMDGPU/GCNSubtarget.h
+83-146llvm/lib/Target/AMDGPU/AMDGPU.td
+3-3llvm/lib/Target/AMDGPU/R600Subtarget.h
+2-2llvm/lib/Target/AMDGPU/AMDGPUFeatures.td
+1-1llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
+212-2925 files

LLVM/project 8eac375clang/test/CodeGenObjC arc-foreach.m arc-unsafeclaim.m, clang/test/CodeGenObjCXX auto-release-result-assert.mm

Revert "[CGObjC] Allow clang.arc.attachedcall on -O0 (#164875)"

This reverts commit 5c29b64fda6a5a66e09378eec9f28a42066a7c6a.

This was causing failures at HEAD on x86-64 Linux.
DeltaFile
+0-231llvm/test/CodeGen/AArch64/call-rv-marker.ll
+89-89clang/test/CodeGenObjC/arc-foreach.m
+5-45clang/test/CodeGenObjC/arc-unsafeclaim.m
+16-16clang/test/CodeGenObjC/os_log.m
+1-22clang/test/CodeGenObjC/arc-arm.m
+6-12clang/test/CodeGenObjCXX/auto-release-result-assert.mm
+117-41510 files not shown
+155-46216 files

LLVM/project b887b52llvm/lib/Transforms/Instrumentation MemorySanitizer.cpp, llvm/test/Instrumentation/MemorySanitizer/AArch64 arm64-vcvt.ll arm64-vcvt_n.ll

[msan] Handle aarch64_neon_vcvt* (#177243)

This fills in missing gaps in MSan's AArch64 NEON vector conversion
intrinsic handling (intrinsics named aarch64_neon_vcvt* instead of
aarch64_neon_fcvt*). SVE support sold separately.

It also generalizes handleNEONVectorConvertIntrinsic to handle
conversions to/from fixed-point.
DeltaFile
+39-101llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-vcvt.ll
+19-58llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-vcvt_n.ll
+13-38llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-vcvt_f32_su32.ll
+34-6llvm/lib/Transforms/Instrumentation/MemorySanitizer.cpp
+105-2034 files

LLVM/project 5c29b64clang/test/CodeGenObjC arc-foreach.m arc-unsafeclaim.m, clang/test/CodeGenObjCXX auto-release-result-assert.mm

[CGObjC] Allow clang.arc.attachedcall on -O0 (#164875)

It is supported in GlobalISel there. On X86, we always kick to
SelectionDAG anyway, so there is no point in not doing it for X86 too.

I do not have merge permissions.
DeltaFile
+231-0llvm/test/CodeGen/AArch64/call-rv-marker.ll
+89-89clang/test/CodeGenObjC/arc-foreach.m
+45-5clang/test/CodeGenObjC/arc-unsafeclaim.m
+16-16clang/test/CodeGenObjC/os_log.m
+22-1clang/test/CodeGenObjC/arc-arm.m
+12-6clang/test/CodeGenObjCXX/auto-release-result-assert.mm
+415-11710 files not shown
+462-15516 files

LLVM/project 3beb520llvm/lib/Transforms/Vectorize VPlanUtils.cpp

[VPlan] Support VPWidenPointerInduction in getSCEVExprForVPValue (NFCI)

Support VPWidenPointerInductionRecipe in getSCEVExprForVPValue.

This is used in code paths when computing SCEV expressions in the
VPlan-based cost model, which should produce costs matching the legacy
cost model.
DeltaFile
+12-0llvm/lib/Transforms/Vectorize/VPlanUtils.cpp
+12-01 files

FreeNAS/freenas 4feaa2bsrc/middlewared/middlewared/plugins/iscsi_ alua.py, tests/sharing_protocols/iscsi test_261_iscsi_cmd.py

NAS-139417 / 25.10.2 / Robustize test alua config (by bmeagherix) (#18083)

DeltaFile
+25-14src/middlewared/middlewared/plugins/iscsi_/alua.py
+9-3tests/sharing_protocols/iscsi/test_261_iscsi_cmd.py
+34-172 files

FreeNAS/freenas f58b00bsrc/middlewared/middlewared/plugins/iscsi_ alua.py

In standby_after_start order service reload ACTIVE/STANDBY

This has the added benefit that the reload on STANDBY will still
complete if the ACTIVE one is skipped for any reason.

(cherry picked from commit 0f66d934be3932c1b9b10700a517f84d3682ac48)
DeltaFile
+25-14src/middlewared/middlewared/plugins/iscsi_/alua.py
+25-141 files

FreeNAS/freenas 38429eftests/sharing_protocols/iscsi test_261_iscsi_cmd.py

Add additional _wait_for_alua_settle calls

(cherry picked from commit 15dfa1eba41bc22f84d0449f548fb232d0b8f03b)
DeltaFile
+9-3tests/sharing_protocols/iscsi/test_261_iscsi_cmd.py
+9-31 files

FreeNAS/freenas caa69cbsrc/middlewared/middlewared/plugins/iscsi_ alua.py, tests/sharing_protocols/iscsi test_261_iscsi_cmd.py

NAS-139417 / 26.04 / Robustize test alua config (#18082)

- In standby_after_start order service reload ACTIVE/STANDBY.
- Add some additional calls to _wait_for_alua_settle.
DeltaFile
+25-14src/middlewared/middlewared/plugins/iscsi_/alua.py
+9-3tests/sharing_protocols/iscsi/test_261_iscsi_cmd.py
+34-172 files

LLVM/project c65b032llvm/lib/Target/AMDGPU GCNSubtarget.h AMDGPU.td

[NFCI][AMDGPU] Convert more `SubtargetFeatures` to use `AMDGPUSubtargetFeature` and X-macros

Extend the X-macro pattern to eliminate boilerplate for additional subtarget features.

This reduces ~50 lines of repetitive member declarations and getter definitions.
DeltaFile
+123-140llvm/lib/Target/AMDGPU/GCNSubtarget.h
+83-146llvm/lib/Target/AMDGPU/AMDGPU.td
+3-3llvm/lib/Target/AMDGPU/R600Subtarget.h
+2-2llvm/lib/Target/AMDGPU/AMDGPUFeatures.td
+1-1llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
+212-2925 files

LLVM/project 83b13e6llvm/lib/Transforms/Vectorize VPlanUtils.cpp

[VPLan] Update formatting in getSCEVExprForVPValue (NFC).

Reformat TypeSwitch in getSCEVExprForVPValue, to reduce diff in
follow-up changes.
DeltaFile
+46-42llvm/lib/Transforms/Vectorize/VPlanUtils.cpp
+46-421 files

LLVM/project 06709f9mlir/lib/Dialect/MemRef/Transforms FoldMemRefAliasOps.cpp, mlir/test/Dialect/MemRef fold-memref-alias-ops.mlir

[mlir][MemRef] Make fold-memref-alias-ops use memref interfaces

This replaces the large switch-cases and operation-specific patterns
in FoldMemRefAliashops with patterns that use the new
IndexedAccessOpInterface and IndexedMemCopyOpInterface, which will
allow us to remove the memref transforms' dependency on the NVGPU
dialect.

This does also resolve some bugs and potential unsoundnesses:
1. We will no longer fold in expand_shape into vector.load or
vector.transfer_read in cases where that would alter the strides
between dimensions in multi-dimensional loads. For example, if we have
a `vector.load %e[%i, %j, %k] : memref<8x8x9xf32>, vector<2x3xf32>`
where %e is
`expand_shape %m [[0], [1], [2. 3]] : memref<8x8x3x3xf32> to 8x8x9xf32,
we will no longer fold in that shape, since that would change which
value would be read (the previous patterns tried to account for this
but failed).
2. Subviews that have non-unit strides in positions that aren't being

    [15 lines not shown]
DeltaFile
+401-419mlir/lib/Dialect/MemRef/Transforms/FoldMemRefAliasOps.cpp
+292-1mlir/test/Dialect/MemRef/fold-memref-alias-ops.mlir
+693-4202 files

LLVM/project e1d76e7mlir/include/mlir/Interfaces VectorInterfaces.td VectorInterfaces.h

[mlir] Add [may]updateStartingPosition to VectorTransferOpInterface

This commit adds methods to VectorTransferOpInterface that allow
transfer operations to be queried for whether their base memref (or
tensor) and permutation map can be updated in some particular way and
then for performing this update. This is part of a series of changes
designed to make passes like fold-memref-alias-ops more generic,
allowing downstream operations, like IREE's transfer_gather, to
participate in them without needing to duplicate patterns.
DeltaFile
+67-1mlir/include/mlir/Interfaces/VectorInterfaces.td
+1-0mlir/include/mlir/Interfaces/VectorInterfaces.h
+68-12 files

LLVM/project 135f4d1mlir/include/mlir/Dialect/MemRef/IR MemRefOps.td, mlir/include/mlir/Dialect/NVGPU/IR NVGPUOps.td

[mlir] Implement indexed access op interfaces for memref, vector, gpu, nvgpu

This commit implements the IndexedAccessOpInterface and
IndexedMemCopyInterface for all operations in the memref and vector
dialects that it would appear to apply to. It follows the code in
FoldMemRefAliasOps and ExtractAddressComputations to define the
interface implementations. This commit also adds the interface to the
GPU subgroup MMA load and store operations and to any NVGPU operations
currently being handled by the in-memref transformations (there may be
more suitable operations in the NVGPU dialect, but I haven't gone
looking systematically)

This code will be tested by a later commit that updates
fold-memref-alias-ops.

Assisted-by: Claude Code, Cursor (interface boilerplate, sketching out
implementations)
DeltaFile
+162-0mlir/lib/Dialect/Vector/Transforms/IndexedAccessOpInterfaceImpl.cpp
+66-64mlir/include/mlir/Dialect/NVGPU/IR/NVGPUOps.td
+115-0mlir/lib/Dialect/GPU/Transforms/IndexedAccessOpInterfaceImpl.cpp
+81-18mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp
+90-0mlir/lib/Dialect/NVGPU/Transforms/MemoryAccessOpInterfacesImpl.cpp
+36-8mlir/include/mlir/Dialect/MemRef/IR/MemRefOps.td
+550-9015 files not shown
+678-9621 files

LLVM/project 514e573mlir/include/mlir/Dialect/MemRef/IR MemoryAccessOpInterfaces.td MemoryAccessOpInterfaces.h, mlir/lib/Dialect/MemRef/IR MemoryAccessOpInterfaces.cpp CMakeLists.txt

[mlir][memref] Define interfaces for ops that access memrefs at an index

This commit defines interfaces for operations that perform certain
kinds of indexed access on a memref. These interfaces are defined so
that passes like fold-memref-alias-ops and the memref flattener can be
made generic over operations that, informally, have the forms
`op ... %m[%i0, %i1, ...] ...` (an IndexedAccessOpInterface) or the
form `op %src[%s0, %s1, ...], %dst[%d0, %d1, ...] size ...` (an
IndexedMemCopyOpInterface).

These interfaces have been designed such that all the passes under
MemRef/Transforms that currently have a big switch-case on
memref.load, vector.load, nvgpu.ldmatrix, etc. can be migrated to use
them.

(This'll also let us get rid of the awkward fact that we have memref
transforms depending on the GPU and NVGPU dialects)

While the interface doesn't currently contemplate changing element

    [6 lines not shown]
DeltaFile
+200-0mlir/include/mlir/Dialect/MemRef/IR/MemoryAccessOpInterfaces.td
+64-0mlir/lib/Dialect/MemRef/IR/MemoryAccessOpInterfaces.cpp
+32-0mlir/include/mlir/Dialect/MemRef/IR/MemoryAccessOpInterfaces.h
+2-0mlir/lib/Dialect/MemRef/IR/CMakeLists.txt
+1-0mlir/include/mlir/Dialect/MemRef/IR/CMakeLists.txt
+299-05 files

LLVM/project a12adfbllvm/lib/Target/AMDGPU GCNSubtarget.h AMDGPU.td

[NFCI][AMDGPU] Convert more `SubtargetFeatures` to use `AMDGPUSubtargetFeature` and X-macros

Extend the X-macro pattern to eliminate boilerplate for additional subtarget features.

This reduces ~50 lines of repetitive member declarations and getter definitions.
DeltaFile
+123-140llvm/lib/Target/AMDGPU/GCNSubtarget.h
+100-154llvm/lib/Target/AMDGPU/AMDGPU.td
+3-3llvm/lib/Target/AMDGPU/R600Subtarget.h
+2-2llvm/lib/Target/AMDGPU/AMDGPUFeatures.td
+1-1llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
+229-3005 files

LLVM/project 6367c4bcmake/Modules HandleDoxygen.cmake

[cmake][NFC] CRLF -> LF
DeltaFile
+40-40cmake/Modules/HandleDoxygen.cmake
+40-401 files

LLVM/project dd363d0llvm/lib/Transforms/Vectorize VPlanUnroll.cpp VPlan.h

[VPlan] Replace UnrollPart for VPScalarIVSteps with start index op (NFC) (#170906)

Replace the unroll part operand for VPScalarIVStepsRecipe with the start
index. This simplifies https://github.com/llvm/llvm-project/pull/170053
and is also a first step to break down the recipe into its components.

PR: https://github.com/llvm/llvm-project/pull/170906
DeltaFile
+36-5llvm/lib/Transforms/Vectorize/VPlanUnroll.cpp
+17-7llvm/lib/Transforms/Vectorize/VPlan.h
+3-19llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp
+11-0llvm/lib/Transforms/Vectorize/LoopVectorizationPlanner.h
+3-3llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
+70-345 files

FreeNAS/freenas 0f66d93src/middlewared/middlewared/plugins/iscsi_ alua.py

In standby_after_start order service reload ACTIVE/STANDBY

This has the added benefit that the reload on STANDBY will still
complete if the ACTIVE one is skipped for any reason.
DeltaFile
+25-14src/middlewared/middlewared/plugins/iscsi_/alua.py
+25-141 files

LLVM/project 8aa83e9llvm/utils/TableGen/Common CodeGenRegisters.cpp

[TableGen] Prefer base class on tied RC sizes

When searching for a matching subclass tablegen behavior is non
deterministic if we have several classes with the same size.
Break the tie by chooisng a class with smaller BaseClassOrder.
DeltaFile
+4-1llvm/utils/TableGen/Common/CodeGenRegisters.cpp
+4-11 files

OpenBSD/ports IXX02ralang/expect Makefile

   MODTCL_VERSION=8.5

   Needs Tcl internals that are not made available in the Tcl 8.6 port.
VersionDeltaFile
1.77+2-0lang/expect/Makefile
+2-01 files

FreeNAS/freenas 15dfa1etests/sharing_protocols/iscsi test_261_iscsi_cmd.py

Add additional _wait_for_alua_settle calls
DeltaFile
+9-3tests/sharing_protocols/iscsi/test_261_iscsi_cmd.py
+9-31 files

LLVM/project 6ec2f97utils/bazel .bazelrc

[bazel] Suppress `-Wunused-command-line-argument` for header parsing (#177246)

Running bazel CI is full of warnings like this:
```
INFO: From Compiling libc/hdr/types/clock_t.h:
clang-21: warning: argument unused during compilation: '-c' [-Wunused-command-line-argument]
```
https://github.com/bazelbuild/rules_cc/pull/573 is a possible fix in
bazel itself. Until then, just use a copt to ignore it.
DeltaFile
+5-0utils/bazel/.bazelrc
+5-01 files

LLVM/project 9c103e7llvm/include/llvm/TargetParser Triple.h, llvm/lib/Target/RISCV RISCVFeatures.td RISCVTargetMachine.cpp

[𝘀𝗽𝗿] initial version

Created using spr 1.3.8-beta.1
DeltaFile
+21-8llvm/lib/TargetParser/TargetDataLayout.cpp
+21-0llvm/lib/Target/RISCV/RISCVFeatures.td
+8-0llvm/test/CodeGen/RISCV/rvy/datalayout.ll
+3-2llvm/include/llvm/TargetParser/Triple.h
+2-2llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
+2-0llvm/test/CodeGen/RISCV/features-info.ll
+57-123 files not shown
+60-139 files

LLVM/project 92bbad5clang/test/Driver print-supported-extensions-riscv.c, llvm/lib/Target/RISCV RISCVFeatures.td

[𝘀𝗽𝗿] changes to main this commit is based on

Created using spr 1.3.8-beta.1

[skip ci]
DeltaFile
+21-0llvm/lib/Target/RISCV/RISCVFeatures.td
+2-0llvm/test/CodeGen/RISCV/features-info.ll
+1-0llvm/unittests/TargetParser/RISCVISAInfoTest.cpp
+1-0clang/test/Driver/print-supported-extensions-riscv.c
+25-04 files

GhostBSD/networkmgr e2b3a3b. setup.py, src link-up.py auto-switch.py

Merge pull request #123 from ghostbsd/devd

Improve devd scripts and bump version to 6.8
DeltaFile
+17-39src/link-up.py
+21-23src/auto-switch.py
+12-14src/setup-nic.py
+4-4src/networkmgr.conf
+1-1setup.py
+55-815 files

LLVM/project 6788e8cllvm/lib/Target/AArch64 AArch64ConditionOptimizer.cpp, llvm/test/CodeGen/AArch64 aarch64-condopt-nzcvdef.mir

[AArch64] Handle all NZCV clobbers in AArch64ConditionOptimizer (#177034)

This pass was special casing some instructions that could clobber NZCV between
a CMP and a Bcc. This patch alters that to all instructions that might modify
NZCV, making sure we handle all cases.
DeltaFile
+63-0llvm/test/CodeGen/AArch64/aarch64-condopt-nzcvdef.mir
+2-21llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp
+65-212 files

LLVM/project 489e4eflibc/src/__support/math log1p.h log2.h, libc/src/math/generic log1p.cpp log2.cpp

address review feedback

Created using spr 1.3.7
DeltaFile
+256-819llvm/lib/Target/AMDGPU/GCNSubtarget.h
+1,070-0libc/src/__support/math/log1p.h
+2-1,050libc/src/math/generic/log1p.cpp
+978-0libc/src/__support/math/log2.h
+2-960libc/src/math/generic/log2.cpp
+919-0libc/src/__support/math/log10.h
+3,227-2,829128 files not shown
+7,138-7,526134 files

FreeBSD/ports 0abc606science/afni distinfo Makefile

science/afni: Update to 26.0.04
DeltaFile
+3-3science/afni/distinfo
+1-1science/afni/Makefile
+4-42 files

GhostBSD/networkmgr 7289d2dsrc link-up.py

Add PIPE to subprocess.run in link-up.py for stdout capture

- Updated subprocess.run with `stdout=PIPE` for capturing output
- Removed unnecessary `close_fds` parameter (default True in Python 3)
DeltaFile
+2-2src/link-up.py
+2-21 files