LLVM/project c3f761cclang Maintainers.rst

Nominate Endilll as Python bindings maintainer (#176416)

We have the python library bindings in Clang and Vlad has been doing all
of the work of a maintainer in terms of code reviews and answering
questions about the python bindings.
DeltaFile
+6-0clang/Maintainers.rst
+6-01 files

LLVM/project 7142687llvm/include/llvm/Transforms CFGuard.h, llvm/lib/Target/X86 X86ISelLoweringCall.cpp X86InstrCompiler.td

[win][x64] Guarantee shape of tail call to a control flow guard function (#174108)

For the purposes of Import Call Optimization, a tail call to a Control
Flow Guard function must always be lowered as `TAILJMPm64_REX`. This is
useful in general, as we know that the call will be handled via a fixup
rather than needing scratch registers for base+index.

This change introduces a new pseudo-instruction, `TCRETURN_CFG`,
specifically for the purposes of noting that there is a "tail-call
return" control flow guard function call, which is then always lowered
to `TAILJMPm64_REX` instead of relying on pattern matching.
DeltaFile
+38-8llvm/test/CodeGen/X86/cfguard-checks.ll
+22-1llvm/lib/Target/X86/X86ISelLoweringCall.cpp
+7-4llvm/include/llvm/Transforms/CFGuard.h
+11-0llvm/lib/Target/X86/X86InstrCompiler.td
+8-0llvm/lib/Target/X86/X86ISelLowering.h
+7-0llvm/lib/Target/X86/X86InstrFragments.td
+93-133 files not shown
+101-139 files

LLVM/project f8284d5llvm/lib/MC MCStreamer.cpp MCWin64EH.cpp, llvm/lib/MC/MCParser COFFAsmParser.cpp

[win] Replace the .seh_startchained and .sehendchained instructions with .seh_splitchained (#172895)

LLVM's existing support for chaining x64 Windows SEH frame infos is
broken. Windows requires that each frame info (including the parent) is
adjacent, but not overlapping, and the whole function is covered (i.e.,
each instruction maps to exactly one frame info). Therefore, having
start/end chaining pseudo instructions doesn't make any sense, as every
"end chain" pseudo would need a start pseudo immediately after it or be
at the end of function.

This change switches having a "split chain" pseudo instruction that ends
the current frame and starts a new chained frame.

Added a release note about the replacement - to my knowledge there is no
one actually using frame info chaining, so it is highly unlikely that it
will break any code.

Split off from #159206
DeltaFile
+119-101llvm/test/MC/AsmParser/seh-directive-errors.s
+211-0llvm/test/MC/COFF/seh-unwindv2.s
+50-36llvm/lib/MC/MCStreamer.cpp
+76-8llvm/test/MC/COFF/seh.s
+24-14llvm/lib/MC/MCWin64EH.cpp
+5-14llvm/lib/MC/MCParser/COFFAsmParser.cpp
+485-1738 files not shown
+506-19814 files

LLVM/project ccfd0ffllvm/lib/Transforms/InstCombine InstCombineSimplifyDemanded.cpp

InstCombine: Fix duplicated code in SimplifyDemandedFPClass fabs handling

2b03d68398819fe3608c680d6c25aa9d5a043c03 factored this into a function
and used from the new place, but forgot to delete the old code from
the original location.
DeltaFile
+4-15llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp
+4-151 files

LLVM/project cddf840clang/test/CodeGenCXX pfp-attribute-disable.cpp pfp-load-store.cpp

[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.6-beta.1

[skip ci]
DeltaFile
+1-1clang/test/CodeGenCXX/pfp-attribute-disable.cpp
+1-1clang/test/CodeGenCXX/pfp-load-store.cpp
+2-22 files

LLVM/project 7558499clang/test/CodeGenCXX pfp-load-store.cpp pfp-attribute-disable.cpp

Rebase

Created using spr 1.3.6-beta.1
DeltaFile
+1-1clang/test/CodeGenCXX/pfp-load-store.cpp
+1-1clang/test/CodeGenCXX/pfp-attribute-disable.cpp
+2-22 files

LLVM/project 21cf330clang/test/CodeGenCXX pfp-attribute-disable.cpp pfp-load-store.cpp

Rebase

Created using spr 1.3.6-beta.1
DeltaFile
+1-1clang/test/CodeGenCXX/pfp-attribute-disable.cpp
+1-1clang/test/CodeGenCXX/pfp-load-store.cpp
+2-22 files

LLVM/project caf8426clang/test/CodeGenCXX pfp-load-store.cpp pfp-attribute-disable.cpp

[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.6-beta.1

[skip ci]
DeltaFile
+1-1clang/test/CodeGenCXX/pfp-load-store.cpp
+1-1clang/test/CodeGenCXX/pfp-attribute-disable.cpp
+2-22 files

LLVM/project ebe07b4clang/test/CodeGenCXX pfp-load-store.cpp pfp-attribute-disable.cpp

Fix test on non-aarch64

Created using spr 1.3.6-beta.1
DeltaFile
+1-1clang/test/CodeGenCXX/pfp-load-store.cpp
+1-1clang/test/CodeGenCXX/pfp-attribute-disable.cpp
+2-22 files

LLVM/project dceeb0dclang/lib/Serialization ASTReaderDecl.cpp, clang/test/Modules pr149404-02.cppm pr172241.cppm

Revert "[Serialization] Stop demote var definition as declaration (#172430)"

This reverts commit c560f1cf03aa06c0bdd00c5a9b558c16d882af6f.
DeltaFile
+0-104clang/test/Modules/pr149404-02.cppm
+0-47clang/test/Modules/pr172241.cppm
+14-0clang/lib/Serialization/ASTReaderDecl.cpp
+14-1513 files

LLVM/project 5a4529cllvm/utils/gn/secondary/llvm/lib/CAS BUILD.gn, llvm/utils/gn/secondary/llvm/unittests/CAS BUILD.gn

[gn build] Port f7d32078e5bb
DeltaFile
+1-0llvm/utils/gn/secondary/llvm/lib/CAS/BUILD.gn
+1-0llvm/utils/gn/secondary/llvm/unittests/CAS/BUILD.gn
+2-02 files

FreeBSD/ports 717db23security/vuxml/vuln 2026.xml

security/vuxml: Add Mozilla vulnerabilities

 * CVE-2026-0892
 * CVE-2026-0889
 * CVE-2026-0888
 * CVE-2026-0881
 * CVE-2026-0891
 * CVE-2026-0890
 * CVE-2026-0887
 * CVE-2026-0885
 * CVE-2026-0884
 * CVE-2026-0883
 * CVE-2026-0878
 * CVE-2026-0886
 * CVE-2026-0882
 * CVE-2026-0880
 * CVE-2026-0879
 * CVE-2026-0877
DeltaFile
+124-0security/vuxml/vuln/2026.xml
+124-01 files

FreeBSD/ports 013f2d3accessibility/darkman Makefile, archivers/unpackerr Makefile

various: Bump Go ports for 1.24.12
DeltaFile
+1-1accessibility/darkman/Makefile
+1-1archivers/unpackerr/Makefile
+1-1audio/go-librespot/Makefile
+1-1audio/murmur-cli/Makefile
+1-1audio/pms-devel/Makefile
+1-1audio/unflac/Makefile
+6-6673 files not shown
+679-554679 files

LLVM/project f7d3207llvm/include/llvm/CAS OnDiskCASLogger.h, llvm/lib/CAS OnDiskCASLogger.cpp OnDiskTrieRawHashMap.cpp

[CAS] Add OnDiskCASLogger to help logging/debugging CAS (#174462)

Adds a CAS logging interface to track mutations of the CAS and action
cache database files. This is designed to aid in the debugging of
data corruption and other issues with the low-level on-disk
representation.

To enable logging, set the environment variable LLVM_CAS_LOG to 1 or 2.
Level 2 includes logging of all allocations inside the index, action
cache, and datapool, which increases the overhead. The log file is
placed inside the top-level directory of the unified cache. For now it
is a human-readable textual format with one line per entry.
DeltaFile
+263-0llvm/lib/CAS/OnDiskCASLogger.cpp
+180-0llvm/unittests/CAS/OnDiskCASLoggerTest.cpp
+75-33llvm/lib/CAS/OnDiskTrieRawHashMap.cpp
+92-0llvm/include/llvm/CAS/OnDiskCASLogger.h
+61-21llvm/lib/CAS/UnifiedOnDiskCache.cpp
+33-15llvm/lib/CAS/OnDiskGraphDB.cpp
+704-6919 files not shown
+846-9025 files

FreeBSD/ports 6e66a11lang/go124 distinfo Makefile

lang/go124: Update to 1.24.12

Changes:
  go1.24.12 (released 2026-01-15) includes security fixes to the go
  command, and the archive/zip, crypto/tls, and net/url packages, as well
  as bug fixes to the compiler, the runtime, and the crypto/tls and os
  packages.
DeltaFile
+3-3lang/go124/distinfo
+1-1lang/go124/Makefile
+4-42 files

LLVM/project 65533d3llvm/lib/Analysis CmpInstAnalysis.cpp, llvm/lib/Transforms/InstCombine InstCombineAndOrXor.cpp

[InstCombine] Fold `(trunc X)` into `X & Mask` inside `decomposeBitTestICmp` (#171195)

Resolves #170020.

Added another case to the `ICmp::EQ`/`ICmp::NE` case in the switch
inside `decomposeBitTestICmp` to convert `trunc X` into a `X & Mask`.
DeltaFile
+6-12llvm/test/Transforms/InstCombine/merge-icmp.ll
+13-0llvm/test/Transforms/InstCombine/and-or-icmps.ll
+8-0llvm/lib/Analysis/CmpInstAnalysis.cpp
+3-2llvm/lib/Transforms/InstCombine/InstCombineAndOrXor.cpp
+1-3llvm/test/Transforms/InstCombine/icmp-logical.ll
+31-175 files

LLVM/project 3b41823llvm/lib/Target/AMDGPU SIInstrInfo.cpp

[AMDGPU] Use lambda in fmaak/fmamk f16 folding. NFC
DeltaFile
+23-38llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+23-381 files

LLVM/project 8dd848eclang/lib/Driver/ToolChains Clang.cpp, clang/test/Driver cuda-arch-list.cu

Make sure that driver-provided __CUDA_ARCH_LIST__ can be overridden by user-supplied arguments. (#176301)

DeltaFile
+14-0clang/test/Driver/cuda-arch-list.cu
+4-4clang/lib/Driver/ToolChains/Clang.cpp
+18-42 files

FreeNAS/freenas cdb2e4asrc/middlewared/middlewared/plugins/iscsi_ extents.py

NAS-139315 / 26.04 / fix iscsi extent create w/ snapshots (#18050)

The new libzfs module we wrote actually adheres to the API and doesn't
silently ignore errors. The volthreading and readonly zfs properties do
not apply to snapshots.
DeltaFile
+32-29src/middlewared/middlewared/plugins/iscsi_/extents.py
+32-291 files

LLVM/project 586bdf0llvm/lib/Target/AArch64 AArch64TargetTransformInfo.cpp AArch64Processors.td, llvm/test/Analysis/CostModel/AArch64 insert-extract.ll

[AArch64] Treat LD1 as cheap in getVectorInstrCostHelper on Apple cores. (#175970)

On Apple Silicon cores, single-element LD1 have should have the same
performance characteristics as regular loads. Consider the insert for
insertelement (load) as free

In terms of additional code-gen changes, this enables unrolling in more
cases, due to the dynamic cost of vector loops with scalar loads +
insert being estimated more accurately.

PR: https://github.com/llvm/llvm-project/pull/175970
DeltaFile
+43-22llvm/test/Analysis/CostModel/AArch64/insert-extract.ll
+5-2llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
+6-0llvm/lib/Target/AArch64/AArch64Processors.td
+4-0llvm/lib/Target/AArch64/AArch64Features.td
+58-244 files

FreeNAS/freenas 9f113edsrc/middlewared/middlewared/pytest/unit/plugins/update test_utils.py

NAS-139347 / 26.04 / Test that `can_update` works when switching to yearly cadence (#18049)

DeltaFile
+4-0src/middlewared/middlewared/pytest/unit/plugins/update/test_utils.py
+4-01 files

LLVM/project 3e93425mlir/lib/Interfaces DataLayoutInterfaces.cpp

Update comment
DeltaFile
+1-3mlir/lib/Interfaces/DataLayoutInterfaces.cpp
+1-31 files

LLVM/project 4e60639libcxx/utils/ci/images libcxx_release_runners.txt

[libcxx] Bump release runner image version (#176184)

Now that v22 has branched, we need to update the release runner version
so we get appropriate testing on the release branch.
DeltaFile
+1-1libcxx/utils/ci/images/libcxx_release_runners.txt
+1-11 files

FreeBSD/ports 9f4bc8daudio/gonic Makefile, dns/q-dns Makefile

various: Bump Go ports for 1.25.6
DeltaFile
+1-1audio/gonic/Makefile
+1-1dns/q-dns/Makefile
+1-1net-mgmt/check_wg/Makefile
+1-1net/krakend-ce/Makefile
+1-1sysutils/terragrunt/Makefile
+1-1sysutils/kops/Makefile
+6-664 files not shown
+70-2570 files

FreeBSD/ports d9cf2d7lang/go125 distinfo Makefile

lang/go125: Update to 1.25.6

Changes:
  go1.25.6 (released 2026-01-15) includes security fixes to the go
  command, and the archive/zip, crypto/tls, and net/url packages, as well
  as bug fixes to the compiler, the runtime, and the crypto/tls, errors,
  and os packages.
DeltaFile
+3-3lang/go125/distinfo
+1-1lang/go125/Makefile
+4-42 files

LLVM/project c00fb74clang/lib/Headers amo.h, clang/lib/Sema SemaPPC.cpp

[PowerPC] Add support for AMO store builtins
DeltaFile
+108-0clang/test/CodeGen/PowerPC/ppc-amo-header.c
+89-0clang/lib/Headers/amo.h
+63-0clang/test/CodeGen/PowerPC/builtins-ppc-amo.c
+32-0llvm/test/CodeGen/PowerPC/amo-enable.ll
+28-0clang/lib/Sema/SemaPPC.cpp
+24-0clang/test/CodeGen/PowerPC/builtins-amo-err.c
+344-06 files not shown
+398-212 files

LLVM/project 8a4c0c4llvm/lib/Target/PowerPC PPCInstr64Bit.td PPCInstrInfo.td

Use XForm_base_r3xo_memOp for STWAT/STDAT to enable direct patterns
DeltaFile
+3-4llvm/lib/Target/PowerPC/PPCInstr64Bit.td
+3-4llvm/lib/Target/PowerPC/PPCInstrInfo.td
+6-82 files

LLVM/project 5c994bdllvm/lib/Target/PowerPC PPCISelLowering.cpp PPCInstrInfo.td

Add PPCISD node for AMO stores
DeltaFile
+1-15llvm/lib/Target/PowerPC/PPCISelLowering.cpp
+10-0llvm/lib/Target/PowerPC/PPCInstrInfo.td
+2-0llvm/lib/Target/PowerPC/PPCInstr64Bit.td
+13-153 files

FreeNAS/freenas bcb530asrc/middlewared/middlewared/plugins/iscsi_ extents.py

fix iscsi extent create w/ snapshots
DeltaFile
+32-29src/middlewared/middlewared/plugins/iscsi_/extents.py
+32-291 files

LLVM/project f821e4blldb/source/Expression DWARFExpression.cpp Expression.cpp, lldb/source/Plugins/ExpressionParser/Clang ClangModulesDeclVendor.cpp

[lldb][NFC] Replace createStringError/llvm::formatv pairs with createStringErrorV (#176428)

Makes use of the recently introduced `llvm::createStringErrorV` API.
It's designed exactly for this use-case.
DeltaFile
+15-17lldb/source/Plugins/Process/gdb-remote/ProcessGDBRemote.cpp
+9-9lldb/source/Expression/DWARFExpression.cpp
+7-8lldb/source/Plugins/ExpressionParser/Clang/ClangModulesDeclVendor.cpp
+7-8lldb/source/Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp
+6-6lldb/source/Expression/Expression.cpp
+2-2lldb/source/Plugins/Platform/WebAssembly/PlatformWasm.cpp
+46-503 files not shown
+51-559 files