HardenedBSD/src e780051sys/dev/tpm tpm_crb.c

Merge remote-tracking branch 'rad/hardened/current/master' into hardened/current/pledge
DeltaFile
+88-29sys/dev/tpm/tpm_crb.c
+88-291 files

HardenedBSD/src 0a74a38sys/dev/tpm tpm_crb.c

Merge branch 'freebsd/current/main' into hardened/current/master
DeltaFile
+88-29sys/dev/tpm/tpm_crb.c
+88-291 files

FreeNAS/freenas 5821b63src/middlewared/middlewared/alembic/versions/26.0 2026-09-03_15-00_truenas_s3_service.py, src/middlewared/middlewared/api/v26_0_0 s3.py

NAS-143453 / 27.0.0-BETA.1 / Give S3 object ownership its own key

permissions_model carried two questions; the second was AWS's
per-bucket S3 Object Ownership setting. It becomes object_ownership,
defaulting to BUCKET_OWNER_ENFORCED, and the model keeps S3 and
MULTIPROTOCOL alone. A MULTIPROTOCOL row folds to OBJECT_WRITER, as
the S3 service does with it.

S3_BUCKET_OWNER_ENFORCED stays spellable and stores as the pair it
always meant. It is undocumented and goes with its last consumer.

test_boto3_roundtrip no longer expects a POSIX refusal on an S3
bucket: that model ignores the filesystem permissions entirely.

api/v27_0_0/s3.py takes the same change as api/v26_0_0/s3.py, the
two being identical here and 26.0 shipping the field.

(cherry picked from commit eb002f0159c3611c0f0854edb231c6d03392b431)
DeltaFile
+62-37tests/api2/test_s3_bucket.py
+62-9src/middlewared/middlewared/plugins/truenas_s3/bucket_crud.py
+47-12src/middlewared/middlewared/api/v27_0_0/s3.py
+47-12src/middlewared/middlewared/api/v26_0_0/s3.py
+5-0src/middlewared/middlewared/etc_files/truenas_s3/buckets.conf.mako
+1-0src/middlewared/middlewared/alembic/versions/26.0/2026-09-03_15-00_truenas_s3_service.py
+224-706 files

FreeNAS/freenas 6938b27src/middlewared/middlewared/plugins/zfs snapshot_crud.py exceptions.py, tests/api2 test_zfs_resource_snapshot_rollback.py

Minor fixes
DeltaFile
+92-445src/middlewared/middlewared/plugins/zfs/snapshot_rollback_impl.py
+0-120src/middlewared/middlewared/plugins/zfs/snapshot_rollback_helpers.py
+0-111tests/api2/test_zfs_resource_snapshot_rollback.py
+9-77src/middlewared/middlewared/plugins/zfs/exceptions.py
+3-7src/middlewared/middlewared/plugins/zfs/snapshot_crud.py
+104-7605 files

LLVM/project 5dc1235llvm/lib/Target/PowerPC PPCISelLowering.cpp

PowerPC: Drop AllowFPOpFusion from isProfitableToHoist (#221347)
DeltaFile
+1-2llvm/lib/Target/PowerPC/PPCISelLowering.cpp
+1-21 files

FreeBSD/ports ba930f8emulators/uconvert Makefile distinfo

emulators/uconvert: Update to 2.00

Release notes:  https://github.com/mikrosk/uconvert/releases/tag/v2.00
DeltaFile
+3-3emulators/uconvert/distinfo
+1-2emulators/uconvert/Makefile
+4-52 files

HardenedBSD/ports ba930f8emulators/uconvert Makefile distinfo

emulators/uconvert: Update to 2.00

Release notes:  https://github.com/mikrosk/uconvert/releases/tag/v2.00
DeltaFile
+3-3emulators/uconvert/distinfo
+1-2emulators/uconvert/Makefile
+4-52 files

NetBSD/pkgsrc mn9ZO6bsecurity/qgpgme Makefile

   qgpgme: explicitly don't look for doxygen
VersionDeltaFile
1.48+2-1security/qgpgme/Makefile
+2-11 files

LLVM/project afb42e8llvm/lib/Target/AMDGPU/AsmParser AMDGPUAsmParser.cpp

[AMDGPU] Rename the no-modifier operand predicate to *Target, NFC

Match the *Target naming used for the other alignment-aware operand
predicates.
DeltaFile
+48-48llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+48-481 files

LLVM/project fdd2691llvm/test/MC/AMDGPU out-of-range-registers.s misaligned-vgpr-tuples-err.s

[AMDGPU] Update no-modifier operand tests for the dropped align diagnostic

The no-modifier reg-or-inline operands routed through the HwMode
predicate now report a misaligned tuple as a plain invalid operand,
matching the diagnostic dropped earlier in the stack.
DeltaFile
+7-7llvm/test/MC/AMDGPU/misaligned-vgpr-tuples-err.s
+1-1llvm/test/MC/AMDGPU/out-of-range-registers.s
+8-82 files

LLVM/project 7ff1ca0llvm/lib/Target/AMDGPU/AsmParser AMDGPUAsmParser.cpp, llvm/test/MC/AMDGPU misaligned-vgpr-tuples-err.s

[AMDGPU] Route no-modifier reg-or-inline AsmParser operands through HwMode predicate

Convert the reg-or-inline operands with no modifiers (MFMA VGPR/AGPR
sources, VCSrc, v_pk_mov_b32, VOP scalar f64) from the fixed-class
isRegOrInlineNoMods to the HwMode-aware isRegOrInlineNoModsByHwMode, so an
odd-aligned tuple is rejected at the offending operand column instead of by
the validateVGPRAlign catch-all.

Co-Authored-By: Claude <noreply at anthropic.com>
DeltaFile
+53-46llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+7-7llvm/test/MC/AMDGPU/misaligned-vgpr-tuples-err.s
+60-532 files

LLVM/project cb84b46llvm/lib/Target/AMDGPU/AsmParser AMDGPUAsmParser.cpp

[AMDGPU] Rename the alignment-aware operand predicates to *Target, NFC

The predicates take a *_AlignTarget/_Target operand, so name them after
it. The HwMode resolution behind the operand's class is an implementation
detail that need not appear in the name.
DeltaFile
+14-14llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+14-141 files

LLVM/project 66219cbllvm/lib/Target/AMDGPU/AsmParser AMDGPUAsmParser.cpp, llvm/lib/Target/AMDGPU/Utils AMDGPUBaseInfo.h AMDGPUBaseInfo.cpp

[AMDGPU] Make custom AsmParser matchers alignment aware

Currently custom matchers accept registers belonging to unaligned classes,
leaving the alignment check and its diagnostic to validateVGPRAlign. The problem
is that validateVGPRAlign does not account for the operand register class, which
may have a different alignment requirement on mixed-alignment targets.

The fix is to make a custom matcher resolve the operand's _AlignTarget class via
HwMode and use that resolved class to accept a register. However, doing so alone
would reject a misaligned register with a generic "invalid operand for
instruction" diagnostic, so extra infrastructure conveys the alignment diagnostic
instead: on a class miss, diagnoseRegAlign re-checks the register against the same
class with alignment relaxed (getUnalignedEquivalentRC, new in AMDGPUBaseInfo);
if it fits, the only problem is alignment, so it records
OperandMatchError::VGPRAlignMismatch on the operand. matchAndEmitInstruction
selects that reason and prints the alignment error, now at the offending operand
column instead of column 1.

This commit converts the input-mods and DP-ALU DPP matchers. The no-modifier

    [4 lines not shown]
DeltaFile
+87-18llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+87-0llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
+6-6llvm/test/MC/AMDGPU/gfx1250_asm_vopd_errs.s
+5-0llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
+1-1llvm/test/MC/AMDGPU/misaligned-vgpr-tuples-err.s
+186-255 files

LLVM/project e5dceeellvm/lib/Target/AMDGPU/AsmParser AMDGPUAsmParser.cpp, llvm/lib/Target/AMDGPU/Utils AMDGPUBaseInfo.h AMDGPUBaseInfo.cpp

[AMDGPU] Drop the misaligned VGPR-tuple AsmParser diagnostic

The alignment-aware matchers already reject a misaligned tuple, so a
misaligned operand now fails as a plain invalid operand. Keeping the
dedicated "vgpr tuples must be 64 bit aligned" message only for that
case is not worth the extra match-error ranking, the per-operand
diagnostic, and getUnalignedEquivalentRC, so remove all of it.
DeltaFile
+0-87llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
+13-57llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+3-3llvm/test/MC/AMDGPU/gfx1250_asm_vopd_errs.s
+0-5llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
+1-1llvm/test/MC/AMDGPU/misaligned-vgpr-tuples-err.s
+17-1535 files

FreeNAS/freenas a39074asrc/middlewared/middlewared/plugins/zfs snapshot_crud.py snapshot_rollback_helpers.py, src/middlewared/middlewared/pytest/unit/plugins/zfs test_snapshot_rollback_helpers.py

Address reviews
DeltaFile
+16-153tests/api2/test_zfs_resource_snapshot_rollback.py
+0-146src/middlewared/middlewared/pytest/unit/plugins/zfs/test_snapshot_rollback_helpers.py
+18-45src/middlewared/middlewared/plugins/zfs/snapshot_rollback_impl.py
+10-52tests/api2/test_pool_snapshot_rollback.py
+4-19src/middlewared/middlewared/plugins/zfs/snapshot_rollback_helpers.py
+0-7src/middlewared/middlewared/plugins/zfs/snapshot_crud.py
+48-4221 files not shown
+48-4247 files

LLVM/project ef20856flang/include/flang/Optimizer/Analysis AliasAnalysis.h, flang/lib/Optimizer/Analysis AliasAnalysis.cpp

[fir][aa] Add opt-in cache for use by fir `AliasAnalysis` clients (#221973)

Adds `AliasAnalysisRecursiveEffectsCache`, an opt-in cache that memoizes
per-operation read/write summaries so that `getModRef` on an operation
with `HasRecursiveMemoryEffects` does not re-walk its nested regions on
every query.

This is independent of the `getSource()` memoization added separately:
that one is keyed on (value, flags) and answers "what memory does this
value refer to", while this one is keyed on the operation and answers
"what does this operation and everything nested in it read and write".
LICM enables both, since it only hoists pure-read ops and so invalidates
neither.
DeltaFile
+241-0flang/unittests/Optimizer/AliasAnalysisRecursiveEffectsCacheTest.cpp
+228-0flang/lib/Optimizer/Analysis/AliasAnalysis.cpp
+89-0flang/include/flang/Optimizer/Analysis/AliasAnalysis.h
+27-7flang/lib/Optimizer/Transforms/LoopInvariantCodeMotion.cpp
+1-0flang/unittests/Optimizer/CMakeLists.txt
+586-75 files

NetBSD/pkgsrc yoH16Lpbenchmarks/bytebench distinfo Makefile, benchmarks/bytebench/patches patch-ab

   (benchmarks/bytebench) Experimental fix for RELRO issue, please correct or improve, tks
VersionDeltaFile
1.6+102-3benchmarks/bytebench/patches/patch-ab
1.36+3-2benchmarks/bytebench/Makefile
1.18+2-2benchmarks/bytebench/distinfo
+107-73 files

NetBSD/pkgsrc Qq3JUjJx11/plasma6-kwin-x11 PLIST

   plasma6-kwin-x11: update the PLIST for latest version.
VersionDeltaFile
1.2+46-12x11/plasma6-kwin-x11/PLIST
+46-121 files

FreeNAS/freenas 7bbebebsrc/middlewared/middlewared/plugins/pool_ snapshot.py, src/middlewared/middlewared/plugins/zfs snapshot_crud.py snapshot_rollback_helpers.py

Address reviews
DeltaFile
+18-45src/middlewared/middlewared/plugins/zfs/snapshot_rollback_impl.py
+4-35src/middlewared/middlewared/pytest/unit/plugins/zfs/test_snapshot_rollback_helpers.py
+2-15src/middlewared/middlewared/plugins/zfs/snapshot_rollback_helpers.py
+0-7src/middlewared/middlewared/plugins/zfs/snapshot_crud.py
+0-2src/middlewared/middlewared/plugins/pool_/snapshot.py
+24-1045 files

LLVM/project aaf7461llvm/lib/Target/X86 X86InstrInfo.cpp, llvm/test/CodeGen/X86 twoaddr-lea-eflags-liveintervals.ll

X86: Remove stale EFLAGS live range when converting ADD to LEA

convertToThreeAddress may rewrite an EFLAGS-clobbering ADD into an LEA, which
does not define EFLAGS. hasLiveCondCodeDef guarantees the EFLAGS def was dead, so
drop its LiveIntervals value, otherwise the verifier would fail.

Fixes verifier errors with -early-live-intervals.

Co-authored-by: Claude (Claude-Opus-4.8)
DeltaFile
+51-0llvm/test/CodeGen/X86/twoaddr-lea-eflags-liveintervals.ll
+15-0llvm/lib/Target/X86/X86InstrInfo.cpp
+66-02 files

LLVM/project c6197ddllvm/test/CodeGen/X86 twoaddr-lea-eflags-liveintervals.ll

more-tests
DeltaFile
+236-33llvm/test/CodeGen/X86/twoaddr-lea-eflags-liveintervals.ll
+236-331 files

LLVM/project 582f097llvm/lib/Target/X86 X86InstrInfo.cpp, llvm/test/CodeGen/X86 twoaddr-lea-eflags-liveintervals.ll

review feedback
DeltaFile
+2-9llvm/lib/Target/X86/X86InstrInfo.cpp
+3-0llvm/test/CodeGen/X86/twoaddr-lea-eflags-liveintervals.ll
+5-92 files

FreeNAS/freenas f2acb6csrc/middlewared/debian control

NAS-141885 / 27.0.0-BETA.1 / Depend on websockify explicitly for SPICE display (#19365)

## Problem
VMs with a SPICE display device shell out to the `websockify` binary at
runtime (truenas_pylibvirt's display device runs `websockify --web
/usr/share/spice-html5/ ...` to proxy the console to the web UI). We
never declared that dependency though — websockify only got installed as
a transitive `Recommends:` of `spice-html5`. Once truenas_build disabled
`install_recommends` by default, the `truenas` package started
installing with `--no-install-recommends`, so websockify silently
stopped being pulled in and SPICE consoles broke.

## Solution
Add `websockify` to middlewared's `Depends`. It's a genuine hard runtime
dependency of the SPICE path, so declaring it explicitly makes it come
in regardless of the build's recommends setting and keeps us correct
even if spice-html5's packaging changes.

(cherry picked from commit 44dd41a18e7db2c8466c6fbd72e75be226a9491e)
DeltaFile
+1-0src/middlewared/debian/control
+1-01 files

FreeNAS/freenas 768f438src/middlewared/debian control

NAS-141885 / 27.0.0-BETA.1 / Depend on websockify explicitly for SPICE display (#19365)

## Problem
VMs with a SPICE display device shell out to the `websockify` binary at
runtime (truenas_pylibvirt's display device runs `websockify --web
/usr/share/spice-html5/ ...` to proxy the console to the web UI). We
never declared that dependency though — websockify only got installed as
a transitive `Recommends:` of `spice-html5`. Once truenas_build disabled
`install_recommends` by default, the `truenas` package started
installing with `--no-install-recommends`, so websockify silently
stopped being pulled in and SPICE consoles broke.

## Solution
Add `websockify` to middlewared's `Depends`. It's a genuine hard runtime
dependency of the SPICE path, so declaring it explicitly makes it come
in regardless of the build's recommends setting and keeps us correct
even if spice-html5's packaging changes.

(cherry picked from commit 44dd41a18e7db2c8466c6fbd72e75be226a9491e)
DeltaFile
+1-0src/middlewared/debian/control
+1-01 files

NetBSD/pkgsrc CHuKwxhdoc CHANGES-2026

   fix broken file
VersionDeltaFile
1.5969+2-1doc/CHANGES-2026
+2-11 files

LLVM/project 2189ceallvm/test/Transforms/LoopVectorize iv-select-cmp-trunc.ll find-last-ptr-induction.ll, llvm/test/Transforms/LoopVectorize/AArch64 select-first-index-narrow.ll

[LV] Add tests for argmin/argmax with a narrow index and ptr IVs (NFC) (#222290)

Extend test coverage for argmin/argmax with truncated IVs and pointer
inductions.
DeltaFile
+494-0llvm/test/Transforms/LoopVectorize/select-first-index-narrow.ll
+345-0llvm/test/Transforms/LoopVectorize/find-last-ptr-induction.ll
+266-0llvm/test/Transforms/LoopVectorize/iv-select-cmp-trunc.ll
+49-0llvm/test/Transforms/LoopVectorize/AArch64/select-first-index-narrow.ll
+1,154-04 files

LLVM/project b3e6416clang/test/SemaCXX dllimport.cpp

[Clang](NFC) Rewrite test/SemaCXX/dllimport.cpp as done for dllexport.cpp (#191391)
DeltaFile
+368-780clang/test/SemaCXX/dllimport.cpp
+368-7801 files

NetBSD/pkgsrc W2UHKhudoc CHANGES-2026

   add p5-LWP-Protocol-http-SocketUnixAlt
VersionDeltaFile
1.5968+2-1doc/CHANGES-2026
+2-11 files

NetBSD/pkgsrc CkBuH7Zsysutils/mirador cargo-depends.mk Makefile

   sysutils/mirador: update to 1.10.1

   v1.10.1
   Release Notes
   Changed

       The notes panel no longer prints its count twice. The border already
       carries it, so the row above the list is spent on an active search or
       nothing at all — and when it is nothing, the list and the note it is
       pointing at get the row. The count returns for the two cases where the
       border stops carrying it: an empty panel, where no notes is the only
       thing saying the panel is working, and a failed save, where the counter is
       spent on unsaved!.

   v1.10.0
   Release Notes
   Fixed

       The clock's date was cut without saying so. On a narrow terminal

    [47 lines not shown]
VersionDeltaFile
1.4+7-7sysutils/mirador/distinfo
1.4+2-2sysutils/mirador/Makefile
1.3+1-1sysutils/mirador/cargo-depends.mk
+10-103 files

LLVM/project ebeb871mlir/lib/Dialect/XeGPU/Transforms XeGPUPropagateLayout.cpp

[MLIR][XeGPU] Restrict XeGPUPropagateLayout analysis scope (#221793)

This PR prevents concurrent access to traversal and mutation of the
shared IR by restricting the walk scope to determine program order
within each gpu.module.

Previously, although the pass is scoped to a single gpu.module, this
walk climbs all the way up to the enclosing top-level builtin.module and
traverses the entire module — including sibling gpu.modules. When there
is multiple gpu.modules, it causes concurrent traversal and mutation of
the shared IR and eventually leads to a segfault.

Assisted-by: Claude
DeltaFile
+20-14mlir/lib/Dialect/XeGPU/Transforms/XeGPUPropagateLayout.cpp
+20-141 files