LLVM/project 4a7bffcclang/docs UsersManual.rst, clang/include/clang/Options Options.td

CodeGen, Driver: Introduce -fpreferred-function-alignment option.

This option may be used to specify a function's preferred alignment.
The -falign-functions option and the aligned attribute now control
both the minimum alignment and the preferred alignment for consistency
with gcc. In contrast to the previous approach implemented in #149444
the preferred alignment is retained for member functions.

Part of this RFC:
https://discourse.llvm.org/t/rfc-enhancing-function-alignment-attributes/88019

Reviewers: vitalybuka, MaskRay, AaronBallman, jansvoboda11

Pull Request: https://github.com/llvm/llvm-project/pull/155528
DeltaFile
+26-0clang/docs/UsersManual.rst
+11-6clang/lib/CodeGen/CodeGenModule.cpp
+15-0clang/lib/Driver/ToolChains/Clang.cpp
+7-0clang/test/Driver/prefalign.c
+3-3clang/test/CodeGenCXX/member-alignment.cpp
+5-0clang/include/clang/Options/Options.td
+67-92 files not shown
+72-98 files

LLVM/project a40cbd9llvm/include/llvm/CodeGen MachineFunction.h, llvm/lib/CodeGen MachineFunction.cpp

[AMDGPU][MC] Replace shifted registers in CFI instructions

Change-Id: I0d99e9fe43ec3b6fecac20531119956dca2e4e5c
DeltaFile
+67-67llvm/test/CodeGen/AMDGPU/sgpr-spill-overlap-wwm-reserve.mir
+33-0llvm/lib/MC/MCDwarf.cpp
+15-15llvm/test/CodeGen/AMDGPU/dwarf-multi-register-use-crash.ll
+10-0llvm/lib/CodeGen/MachineFunction.cpp
+4-4llvm/test/CodeGen/AMDGPU/debug-frame.ll
+4-0llvm/include/llvm/CodeGen/MachineFunction.h
+133-864 files not shown
+141-8810 files

LLVM/project 7b3de9cllvm/lib/Target/AMDGPU SIFrameLowering.cpp SIMachineFunctionInfo.h, llvm/test/CodeGen/AMDGPU amdgpu-spill-cfi-saved-regs.ll

[AMDGPU] Implement -amdgpu-spill-cfi-saved-regs

These spills need special CFI anyway, so implementing them directly
where CFI is emitted avoids the need to invent a mechanism to track them
from ISel.

Change-Id: If4f34abb3a8e0e46b859a7c74ade21eff58c4047
Co-authored-by: Scott Linder <scott.linder at amd.com>
Co-authored-by: Venkata Ramanaiah Nalamothu <VenkataRamanaiah.Nalamothu at amd.com>
DeltaFile
+2,556-0llvm/test/CodeGen/AMDGPU/amdgpu-spill-cfi-saved-regs.ll
+109-87llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
+11-2llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h
+9-0llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
+7-0llvm/lib/Target/AMDGPU/SIFrameLowering.h
+2-1llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp
+2,694-902 files not shown
+2,697-918 files

LLVM/project e32219dllvm/test/CodeGen/AMDGPU amdgcn.bitcast.1024bit.ll gfx-callable-argument-types.ll

[AMDGPU] Implement CFI for CSR spills

Introduce new SPILL pseudos to allow CFI to be generated for only CSR
spills, and to make ISA-instruction-level accurate information.

Other targets either generate slightly incorrect information or rely on
conventions for how spills are placed within the entry block. The
approach in this change produces larger unwind tables, with the
increased size being spent on additional DW_CFA_advance_location
instructions needed to describe the unwinding accurately.

Change-Id: I9b09646abd2ac4e56eddf5e9aeca1a5bebbd43dd
Co-authored-by: Scott Linder <scott.linder at amd.com>
Co-authored-by: Venkata Ramanaiah Nalamothu <VenkataRamanaiah.Nalamothu at amd.com>
DeltaFile
+3,360-1,955llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+1,924-1,929llvm/test/CodeGen/AMDGPU/gfx-callable-argument-types.ll
+2,700-12llvm/test/CodeGen/AMDGPU/accvgpr-spill-scc-clobber.mir
+531-531llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+508-508llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.960bit.ll
+405-406llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.896bit.ll
+9,428-5,341103 files not shown
+13,416-7,714109 files

LLVM/project 8ed8c6ellvm/test/CodeGen/AMDGPU amdgcn.bitcast.1024bit.ll amdgcn.bitcast.512bit.ll

[AMDGPU] Use register pair for PC spill

Change-Id: Ibedeef926f7ff235a06de65a83087c151f66a416
DeltaFile
+2,562-2,562llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+1,276-1,274llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+818-816llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.ll
+613-613llvm/test/CodeGen/AMDGPU/gfx-callable-argument-types.ll
+552-552llvm/test/CodeGen/AMDGPU/indirect-call.ll
+100-898llvm/test/CodeGen/AMDGPU/bf16.ll
+5,921-6,71586 files not shown
+9,565-10,29692 files

LLVM/project 36fa2c3llvm/test/CodeGen/AMDGPU accvgpr-spill-scc-clobber.mir pei-build-av-spill.mir

[AMDGPU] Implement CFI for non-kernel functions

This does not implement CSR spills other than those AMDGPU handles
during PEI. The remaining spills are handled in a subsequent patch.

Change-Id: I5e3a9a62cf9189245011a82a129790d813d49373
Co-authored-by: Scott Linder <scott.linder at amd.com>
Co-authored-by: Venkata Ramanaiah Nalamothu <VenkataRamanaiah.Nalamothu at amd.com>
DeltaFile
+5,568-0llvm/test/CodeGen/AMDGPU/accvgpr-spill-scc-clobber.mir
+3,000-96llvm/test/CodeGen/AMDGPU/pei-build-av-spill.mir
+2,208-72llvm/test/CodeGen/AMDGPU/pei-build-spill.mir
+2,196-0llvm/test/CodeGen/AMDGPU/eliminate-frame-index-s-mov-b32.mir
+2,136-0llvm/test/CodeGen/AMDGPU/vgpr-spill-scc-clobber.mir
+1,671-1llvm/test/CodeGen/AMDGPU/debug-frame.ll
+16,779-16978 files not shown
+22,561-60884 files

FreeBSD/src fc9369asys/compat/linuxkpi/common/src linux_80211.c

LinuxKPI: 802.11: do not leak BA sessions when tearing down state

In certain cases we may tear down state of a node with 'ongoing'
BA sessions.  This can trigger a firmware crash with iwlwifi as
reported in [1] when trying to remove the sta from the firmware.

   0x2010303A | ADVANCED_SYSASSERT
   ..
   0x00000000 | umac data1 (sta id=0)
   ..
   0x0088030C | last host cmd (STA_RM)

[1] https://lists.freebsd.org/archives/freebsd-wireless/2025-November/003901.html

I hit the same problem while running regression tests after
reworking some LinuxKPI 802.11 sta state machine bits.

Add the missing calls to lkpi_sta_run_to_assoc() and lkpi_sta_run_to_init()
to make sure (through net80211) we call (*ampdu_action) with

    [10 lines not shown]
DeltaFile
+22-0sys/compat/linuxkpi/common/src/linux_80211.c
+22-01 files

FreeBSD/src 5153ca3sys/kern vfs_mount.c

vfs_mount.c: Don't call VFS_MOUNT() if only exports are being updated

PR#293198 reports a hang within ZFS when exports
are being updated concurrently with a VOP_SETEXTATTR().
The hang appears to be caused by mishandling of the
z_teardown_lock, but fixing handling of this lock appears
to be a major effort. Since the hang occurs when
VFS_MOUNT() acquires a write/exclusive z_teardown_lock,
which rarely occurs, except when exports are being updated,
this patch avoids the VFS_MOUNT() call for this case.

Avoiding a VFS_MOUNT() call fixes the hang for the case
reported by PR#293198 and is also an optimization.
As such, this patch avoids the VFS_MOUNT() call when only exports
are being updated similar to what was already being done
within vnet prisons.

PR:     293198

(cherry picked from commit 935cf3284f520c90a63baaadb762caaa30084f5c)
DeltaFile
+31-21sys/kern/vfs_mount.c
+31-211 files

FreeBSD/src a4e3090sys/arm64/qoriq qoriq_dw_pci.c

qoriq: fix spelling in device_set_desc()

The product series is called NXP QorIQ Layerscape.  Remove the extra 'e.

MFC after:      3 days
Reviewed by:    mmel, emaste
Differential Revision: https://reviews.freebsd.org/D55388
DeltaFile
+1-1sys/arm64/qoriq/qoriq_dw_pci.c
+1-11 files

FreeBSD/src 5edf24asys/ofed/include/rdma ib_verbs.h

ofed: reduce usage of struct dma_attrs *dma_attrs

ib_verbs.h still uses struct dma_attrs *dma_attrs everywhere.
It is beyond my knowledge when that struct got deprecated upstream but
it is still supported by our LinuxKPI.  The problem is that the
functions called with that argument (dma_map_single_attrs,
dma_unmap_single_attrs, dma_map_sg_attrs, dma_unmap_sg_attrs) so far
are #defines in LinuxKPI and drop the last argument (attrs) so it was
never a problem.

In preparation to pass the attrs to the actual implementation in LinuxKPI,
which has gained support for them, we now pass dma_sttrs->flags which
is the expected unsigned long bit field.

If anyone has serious interest in updating our ofed implementation they
could look into this some more and remove the usage of struct dma_attrs
entirely.

Sponsored by:   The FreeBSD Foundation

    [3 lines not shown]
DeltaFile
+4-4sys/ofed/include/rdma/ib_verbs.h
+4-41 files

LLVM/project 07053e4lldb/test/API/tools/lldb-dap/stopped-events TestDAP_stopped_events.py

[LLDB]Fix logic in matches method for thread comparison (#179873)

The method claims to check if a is a subset of b, but the implementation
`a | b ==a` actually checks if b is a subset of a. This patch updated
the docstring.
DeltaFile
+5-5lldb/test/API/tools/lldb-dap/stopped-events/TestDAP_stopped_events.py
+5-51 files

LLVM/project ac45132compiler-rt/lib/asan asan_fuchsia.cpp asan_rtl_x86_64.S

Reapply "[ASan][Fuchsia] Have Fuchsia use a dynamic shadow start" (#182972) (#183154)

This reverts commit 19daed352f218f866ebcbbf3f35b14918588d8a1 but keeping
the original cmake in compiler-rt/lib/asan/CMakeLists.txt as is. Prior
we were attempting to use clang-cl for building ASM with all the normal
flags but extra flags are needed to force clang-cl to be used as an
assembler. For now, it's just easier to not touch any of the cmake
machinery and omit building the assembly for windows builds, but we
still keep the `#if` in the asm file to avoid having a fuchsia-specific
exclusion.
DeltaFile
+6-6compiler-rt/lib/asan/asan_fuchsia.cpp
+1-1compiler-rt/lib/asan/asan_rtl_x86_64.S
+1-1compiler-rt/lib/asan/asan_mapping.h
+8-83 files

LLVM/project 23ea5d5clang/docs ReleaseNotes.rst, clang/test/Index index-auto.cpp

[clang][libclang]Check auto type for type constraints (#172472)

the "auto" keyword was visited by the default visitor only, making any
type constraints unavailable through the libclang API.

Add an explicit visitor for AutoType, check for constraints, and visit
those.

Fixes issue #166580

I modeled the visiting after
https://github.com/llvm/llvm-project/blob/main/clang/tools/libclang/CIndex.cpp#L1346
, and the tests after what I found in
https://github.com/llvm/llvm-project/blob/main/clang/test/Index/index-concepts.cpp
. Hopefully it fits.
DeltaFile
+18-0clang/test/Index/index-auto.cpp
+14-1clang/tools/libclang/CIndex.cpp
+1-0clang/docs/ReleaseNotes.rst
+33-13 files

FreeBSD/ports 9f34883cad/openscad-devel distinfo Makefile.git_rev

cad/openscad-devel: Update to 2026.02.19
DeltaFile
+9-9cad/openscad-devel/distinfo
+5-5cad/openscad-devel/Makefile.git_rev
+1-1cad/openscad-devel/Makefile
+15-153 files

FreeBSD/src aabd524sys/dev/ahci ahci_pci.c

ahci: Restrict NVMe redirection by BAR size

Attempts to access vendor-specific registers on emulator of older
Intel hardware was reported to confuse one.  Since the redirection
obviously require BAR size bigger than normal 2KB of AHCI, add
the condition, similar to what Linux is doing.

Requested by:   kib
MFC after:      2 weeks

(cherry picked from commit b9d3945831fc7a60f2065c7a0afc747dc5653c9f)
DeltaFile
+2-1sys/dev/ahci/ahci_pci.c
+2-11 files

LLVM/project 29de4e3llvm/include/llvm/CodeGen MachineFunction.h, llvm/lib/CodeGen MachineFunction.cpp

[AMDGPU][MC] Replace shifted registers in CFI instructions

Change-Id: I0d99e9fe43ec3b6fecac20531119956dca2e4e5c
DeltaFile
+67-67llvm/test/CodeGen/AMDGPU/sgpr-spill-overlap-wwm-reserve.mir
+33-0llvm/lib/MC/MCDwarf.cpp
+15-15llvm/test/CodeGen/AMDGPU/dwarf-multi-register-use-crash.ll
+10-0llvm/lib/CodeGen/MachineFunction.cpp
+4-4llvm/test/CodeGen/AMDGPU/debug-frame.ll
+4-0llvm/include/llvm/CodeGen/MachineFunction.h
+133-864 files not shown
+141-8810 files

LLVM/project 0a145a5llvm/lib/Target/AMDGPU SIFrameLowering.cpp SIMachineFunctionInfo.h, llvm/test/CodeGen/AMDGPU amdgpu-spill-cfi-saved-regs.ll

[AMDGPU] Implement -amdgpu-spill-cfi-saved-regs

These spills need special CFI anyway, so implementing them directly
where CFI is emitted avoids the need to invent a mechanism to track them
from ISel.

Change-Id: If4f34abb3a8e0e46b859a7c74ade21eff58c4047
Co-authored-by: Scott Linder <scott.linder at amd.com>
Co-authored-by: Venkata Ramanaiah Nalamothu <VenkataRamanaiah.Nalamothu at amd.com>
DeltaFile
+2,556-0llvm/test/CodeGen/AMDGPU/amdgpu-spill-cfi-saved-regs.ll
+111-89llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
+11-2llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h
+9-0llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
+7-0llvm/lib/Target/AMDGPU/SIFrameLowering.h
+2-1llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp
+2,696-922 files not shown
+2,699-938 files

LLVM/project 144534bllvm/test/CodeGen/AMDGPU amdgcn.bitcast.1024bit.ll gfx-callable-argument-types.ll

[AMDGPU] Implement CFI for CSR spills

Introduce new SPILL pseudos to allow CFI to be generated for only CSR
spills, and to make ISA-instruction-level accurate information.

Other targets either generate slightly incorrect information or rely on
conventions for how spills are placed within the entry block. The
approach in this change produces larger unwind tables, with the
increased size being spent on additional DW_CFA_advance_location
instructions needed to describe the unwinding accurately.

Change-Id: I9b09646abd2ac4e56eddf5e9aeca1a5bebbd43dd
Co-authored-by: Scott Linder <scott.linder at amd.com>
Co-authored-by: Venkata Ramanaiah Nalamothu <VenkataRamanaiah.Nalamothu at amd.com>
DeltaFile
+3,360-1,955llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+1,924-1,929llvm/test/CodeGen/AMDGPU/gfx-callable-argument-types.ll
+2,700-12llvm/test/CodeGen/AMDGPU/accvgpr-spill-scc-clobber.mir
+531-531llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+508-508llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.960bit.ll
+405-406llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.896bit.ll
+9,428-5,341103 files not shown
+13,416-7,714109 files

LLVM/project 578306ellvm/test/CodeGen/AMDGPU amdgcn.bitcast.1024bit.ll amdgcn.bitcast.512bit.ll

[AMDGPU] Use register pair for PC spill

Change-Id: Ibedeef926f7ff235a06de65a83087c151f66a416
DeltaFile
+2,562-2,562llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+1,276-1,274llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+818-816llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.ll
+613-613llvm/test/CodeGen/AMDGPU/gfx-callable-argument-types.ll
+552-552llvm/test/CodeGen/AMDGPU/indirect-call.ll
+100-898llvm/test/CodeGen/AMDGPU/bf16.ll
+5,921-6,71586 files not shown
+9,565-10,29692 files

LLVM/project 5791b4aclang/lib/Driver/ToolChains Gnu.cpp, clang/test/Driver amdgpu-unwind.cl

[Clang] Default to async unwind tables for amdgcn

To avoid codegen changes when enabling debug-info (see
https://bugs.llvm.org/show_bug.cgi?id=37240) we want to
enable unwind tables by default.

There is some pessimization in post-prologepilog scheduling, and a
general solution to the problem of CFI_INSTRUCTION-as-scheduling-barrier
should be explored.

Change-Id: I83625875966928c7c4411cd7b95174dc58bda25a
DeltaFile
+26-0clang/test/Driver/amdgpu-unwind.cl
+1-0clang/lib/Driver/ToolChains/Gnu.cpp
+27-02 files

LLVM/project b0a436fllvm/include/llvm/MC MCDwarf.h, llvm/lib/CodeGen MachineOperand.cpp

[MC][Dwarf] Add custom CFI pseudo-ops for use in AMDGPU

While these can be represented with .cfi_escape, using these pseudo-cfi
instructions makes .s/.mir files more readable, and it is necessary to
support updating registers in CFI instructions (something that the
AMDGPU backend requires).

Change-Id: I763d0cabe5990394670281d4afb5a170981e55d0
DeltaFile
+186-0llvm/lib/MC/MCDwarf.cpp
+106-0llvm/lib/MC/MCParser/AsmParser.cpp
+91-1llvm/include/llvm/MC/MCDwarf.h
+76-0llvm/lib/MC/MCAsmStreamer.cpp
+75-0llvm/lib/CodeGen/MIRParser/MIParser.cpp
+58-0llvm/lib/CodeGen/MachineOperand.cpp
+592-114 files not shown
+979-120 files

LLVM/project a77b5c2llvm/lib/Target/AMDGPU SIFrameLowering.cpp, llvm/test/CodeGen/AMDGPU debug-frame.ll eliminate-frame-index-v-add-u32.mir

[AMDGPU] Emit entry function Dwarf CFI

Entry functions represent the end of unwinding, as they are the
outer-most frame. This implies they can only have a meaningful
definition for the CFA, which AMDGPU defines using a memory location
description with a literal private address space address. The return
address is set to undefined as a sentinel value to signal the end of
unwinding.

Change-Id: I21580f6a24f4869ba32939c9c6332506032cc654
Co-authored-by: Scott Linder <scott.linder at amd.com>
Co-authored-by: Venkata Ramanaiah Nalamothu <VenkataRamanaiah.Nalamothu at amd.com>
DeltaFile
+1,405-0llvm/test/CodeGen/AMDGPU/debug-frame.ll
+204-12llvm/test/CodeGen/AMDGPU/eliminate-frame-index-v-add-u32.mir
+134-6llvm/test/CodeGen/AMDGPU/eliminate-frame-index-v-add-co-u32.mir
+114-10llvm/test/CodeGen/AMDGPU/eliminate-frame-index-s-add-i32.mir
+42-5llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
+34-0llvm/test/CodeGen/AMDGPU/entry-function-cfi.mir
+1,933-3321 files not shown
+2,040-4527 files

LLVM/project 9dc067fllvm/test/CodeGen/AMDGPU accvgpr-spill-scc-clobber.mir pei-build-av-spill.mir

[AMDGPU] Implement CFI for non-kernel functions

This does not implement CSR spills other than those AMDGPU handles
during PEI. The remaining spills are handled in a subsequent patch.

Change-Id: I5e3a9a62cf9189245011a82a129790d813d49373
Co-authored-by: Scott Linder <scott.linder at amd.com>
Co-authored-by: Venkata Ramanaiah Nalamothu <VenkataRamanaiah.Nalamothu at amd.com>
DeltaFile
+5,568-0llvm/test/CodeGen/AMDGPU/accvgpr-spill-scc-clobber.mir
+3,000-96llvm/test/CodeGen/AMDGPU/pei-build-av-spill.mir
+2,208-72llvm/test/CodeGen/AMDGPU/pei-build-spill.mir
+2,196-0llvm/test/CodeGen/AMDGPU/eliminate-frame-index-s-mov-b32.mir
+2,136-0llvm/test/CodeGen/AMDGPU/vgpr-spill-scc-clobber.mir
+1,671-1llvm/test/CodeGen/AMDGPU/debug-frame.ll
+16,779-16978 files not shown
+22,556-60284 files

FreeBSD/src 56a6305sys/dev/ahci ahci_pci.c

ahci: Restrict NVMe redirection by BAR size

Attempts to access vendor-specific registers on emulator of older
Intel hardware was reported to confuse one.  Since the redirection
obviously require BAR size bigger than normal 2KB of AHCI, add
the condition, similar to what Linux is doing.

Requested by:   kib
MFC after:      2 weeks

(cherry picked from commit b9d3945831fc7a60f2065c7a0afc747dc5653c9f)
DeltaFile
+2-1sys/dev/ahci/ahci_pci.c
+2-11 files

LLVM/project a6ece64llvm/lib/CodeGen/MIRParser MIParser.cpp, llvm/test/CodeGen/MIR/Generic expected-unsigned.mir

[MIR] Error on signed integer in getUnsigned

Previously we effectively took the absolute value of the APSInt, instead
diagnose the unexpected negative value.

Change-Id: I4efe961e7b29fdf1d5f97df12f8139aac12c9219
DeltaFile
+26-0llvm/test/CodeGen/MIR/Generic/expected-unsigned.mir
+4-1llvm/lib/CodeGen/MIRParser/MIParser.cpp
+30-12 files

LLVM/project 01acb40llvm/lib/MC MCAsmStreamer.cpp

Remove moved method
DeltaFile
+0-9llvm/lib/MC/MCAsmStreamer.cpp
+0-91 files

LLVM/project 8045721llvm/lib/Transforms/Vectorize VPlanTransforms.cpp, llvm/test/Transforms/LoopVectorize/AArch64 transform-narrow-interleave-to-widen-memory-with-wide-ops-chained.ll

[VPlan] Allow recursive narrowing in interleave group narrowing. (#167310)

This allows canNarrowOps to recursively check if operands can be
narrowed, enabling narrowing of longer chains of operations that
feed interleave groups.

Depends on https://github.com/llvm/llvm-project/pull/167309.

PR: https://github.com/llvm/llvm-project/pull/167310
DeltaFile
+66-12llvm/test/Transforms/PhaseOrdering/AArch64/interleave_vec.ll
+18-31llvm/test/Transforms/LoopVectorize/AArch64/transform-narrow-interleave-to-widen-memory-with-wide-ops-chained.ll
+3-0llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
+87-433 files

FreeBSD/ports e905399textproc/opensearch distinfo Makefile, textproc/opensearch-dashboards distinfo Makefile

textproc/opensearch*: update to 3.5.0

With hat:       opensearch
PR:             293199 293200
Reviewed by:    Sven Ruediger
DeltaFile
+5-5textproc/opensearch/distinfo
+5-5textproc/opensearch-dashboards/distinfo
+1-1textproc/opensearch-dashboards/Makefile
+1-1textproc/opensearch/Makefile
+12-124 files

FreeBSD/ports 6ae2ea6graphics/openexr Makefile distinfo, graphics/openexr-website-docs distinfo Makefile

graphics/openexr*: Security update to v3.4.5 and i386 fix

"Patch release that fixes an incorrect size check in
istream_nonparallel_read that could lead to a buffer overflow on invalid
input data."

Also fix i386 self-tests by adding -msse2: i386 builds require SSE2, but
the upstream cmake stuff does not enable this, so use CFLAGS_i386.

To prevent people seeing SIGILL crashes down late at run-time,
check if the CPU is sse2-capable by querying the clang compiler from
the pre-install script (pkg-plist's @preexec). Suggested by diizzy@.
  Other than that we could use the cpuid or the lscpu port instead, but
let's for now assume everything that wants to run OpenEXR also has a
working cc that is clang and has -march=native and gives us CPU details).
(GCC also gives us this but will use a different output format.)

While here, make failed tests verbose through ctest's environment so we
can see what's up from the build log already. (We need to go through

    [7 lines not shown]
DeltaFile
+14-1graphics/openexr/Makefile
+3-3graphics/openexr-website-docs/distinfo
+3-3graphics/openexr/distinfo
+1-1graphics/openexr-website-docs/Makefile
+1-0graphics/openexr/pkg-plist
+22-85 files

LLVM/project efc98declang-tools-extra/clang-tidy/abseil UncheckedStatusOrAccessCheck.cpp, clang-tools-extra/clang-tidy/bugprone UncheckedOptionalAccessCheck.cpp

[clang-tidy][NFC] Remove ad-hoc `unless(isExpansionInSystemHeader())` from matchers (#183020)

#151035 centralized the code to skip matching nodes in system headers,
so individual checks no longer need the
`unless(isExpansionInSystemHeader())` boilerplate to achieve that. You
can verify that the logic introduced in that PR is equivalent to
`unless(isExpansionInSystemHeader())`; they both essentially boil down
to
`!SourceManager.isInSystemHeader(Node.getBeginLoc())`:

https://github.com/llvm/llvm-project/blob/7c5c58cdc6553c969a11fee51bfd23ae659220d4/clang/include/clang/ASTMatchers/ASTMatchers.h#L283-L291

https://github.com/llvm/llvm-project/blob/7c5c58cdc6553c969a11fee51bfd23ae659220d4/clang/lib/ASTMatchers/ASTMatchFinder.cpp#L1363-L1372

I audited all the uses of `isExpansionInSystemHeader` in the codebase,
and the only one I found that wasn't redundant was one in
`TaggedUnionMemberCountCheck.cpp`.
DeltaFile
+4-9clang-tools-extra/clang-tidy/modernize/UseScopedLockCheck.cpp
+5-5clang-tools-extra/clang-tidy/bugprone/UncheckedOptionalAccessCheck.cpp
+2-4clang-tools-extra/clang-tidy/google/FunctionNamingCheck.cpp
+2-4clang-tools-extra/clang-tidy/abseil/UncheckedStatusOrAccessCheck.cpp
+3-3clang-tools-extra/clang-tidy/readability/MakeMemberFunctionConstCheck.cpp
+2-3clang-tools-extra/clang-tidy/readability/ConvertMemberFunctionsToStaticCheck.cpp
+18-2815 files not shown
+30-5621 files