FreeBSD/ports 508c824graphics/tesseract Makefile

graphics/tesseract: link with libomp to fix runtime issues

PR:     294034
Submitted by:   dtxdf
DeltaFile
+2-0graphics/tesseract/Makefile
+2-01 files

FreeNAS/freenas 3c8312ddebian/debian control, src/freenas/usr/lib/systemd/system-preset 10-truenas.preset

NAS-140412 / 26.0.0-BETA.2 / remove rwd (temporarily) (by yocalebo) (#18558)

This will come back eventually but we were asked to remove this for now.

Original PR: https://github.com/truenas/middleware/pull/18555

Co-authored-by: caleb <yocalebo at gmail.com>
DeltaFile
+0-13src/middlewared/middlewared/etc_files/local/nginx/nginx.conf.mako
+0-7src/middlewared/middlewared/plugins/service_/services/ransomwared.py
+0-2src/middlewared/middlewared/plugins/service_/services/all.py
+0-1src/freenas/usr/lib/systemd/system-preset/10-truenas.preset
+0-1debian/debian/control
+0-245 files

FreeNAS/freenas ff0b673debian/debian control, src/freenas/usr/lib/systemd/system-preset 10-truenas.preset

NAS-140412 / 26.0.0-BETA.1 / remove rwd (temporarily) (by yocalebo) (#18557)

This will come back eventually but we were asked to remove this for now.

Original PR: https://github.com/truenas/middleware/pull/18555

Co-authored-by: caleb <yocalebo at gmail.com>
DeltaFile
+0-13src/middlewared/middlewared/etc_files/local/nginx/nginx.conf.mako
+0-7src/middlewared/middlewared/plugins/service_/services/ransomwared.py
+0-2src/middlewared/middlewared/plugins/service_/services/all.py
+0-1src/freenas/usr/lib/systemd/system-preset/10-truenas.preset
+0-1debian/debian/control
+0-245 files

FreeNAS/freenas 5601810debian/debian control, src/freenas/usr/lib/systemd/system-preset 10-truenas.preset

NAS-140412 / 27.0.0-BETA.1 / remove rwd (temporarily) (#18555)

This will come back eventually but we were asked to remove this for now.
DeltaFile
+0-13src/middlewared/middlewared/etc_files/local/nginx/nginx.conf.mako
+0-7src/middlewared/middlewared/plugins/service_/services/ransomwared.py
+0-2src/middlewared/middlewared/plugins/service_/services/all.py
+0-1debian/debian/control
+0-1src/freenas/usr/lib/systemd/system-preset/10-truenas.preset
+0-245 files

FreeNAS/freenas e04f179src/middlewared/middlewared/plugins/disk_ sync.py

NAS-140411 / 26.0.0-BETA.2 / fix crash in disk.sync_size_if_changed (by yocalebo) (#18556)

Found this on an internal system that has failing disks. This crashes
with ValueError since the key was present but was an empty string.

Original PR: https://github.com/truenas/middleware/pull/18554

---------

Co-authored-by: caleb <yocalebo at gmail.com>
DeltaFile
+6-1src/middlewared/middlewared/plugins/disk_/sync.py
+6-11 files

FreeNAS/freenas c0fc9b4src/middlewared/middlewared/plugins/disk_ sync.py

NAS-140411 / 27.0.0-BETA.1 / fix crash in disk.sync_size_if_changed (#18554)

Found this on an internal system that has failing disks. This crashes
with ValueError since the key was present but was an empty string.
DeltaFile
+6-1src/middlewared/middlewared/plugins/disk_/sync.py
+6-11 files

OPNSense/core d21ce06src/opnsense/mvc/app/models/OPNsense/Kea KeaDhcpv4.xml KeaDhcpv6.xml

kea: improve validation message via @monviech's suggestion
DeltaFile
+2-2src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv4.xml
+2-2src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv6.xml
+4-42 files

LLVM/project 2fc7fbellvm/test/CodeGen/X86 vector-interleaved-store-i64-stride-7.ll vector-interleaved-store-i64-stride-6.ll

Merge branch 'main' into users/kparzysz/e15-length-reason
DeltaFile
+4,978-4,984llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-7.ll
+4,590-4,623llvm/test/CodeGen/X86/vector-interleaved-store-i64-stride-6.ll
+3,850-4,310llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-8.ll
+3,562-3,632llvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-8.ll
+2,430-2,474llvm/test/CodeGen/X86/vector-interleaved-load-i8-stride-7.ll
+2,034-2,026llvm/test/CodeGen/X86/clmul-vector.ll
+21,444-22,0491,116 files not shown
+59,688-43,9791,122 files

LLVM/project 314a94cflang/include/flang/Semantics openmp-utils.h, flang/lib/Semantics openmp-utils.cpp check-omp-loop.cpp

[flang][OpenMP] Provide reasons for calculated depths (#187781)

If the depth (either semantic or perfect) was limited by some factor,
include the reason for what caused the reduction.

Issue: https://github.com/llvm/llvm-project/issues/185287
DeltaFile
+68-31flang/lib/Semantics/openmp-utils.cpp
+64-0flang/test/Semantics/OpenMP/tile09.f90
+15-9flang/test/Semantics/OpenMP/do08.f90
+7-5flang/lib/Semantics/check-omp-loop.cpp
+7-2flang/test/Semantics/OpenMP/do13.f90
+2-2flang/include/flang/Semantics/openmp-utils.h
+163-496 files not shown
+175-4912 files

LLVM/project 8430b08mlir/include/mlir/Dialect/SPIRV/IR SPIRVTosaOps.td SPIRVTosaTypes.td, mlir/test/Dialect/SPIRV/IR tosa-ops-verification.mlir tosa-ops.mlir

[mlir][spirv] Add last 4 data layout ops in TOSA Ext Inst Set (#188199)

This patch introduces the following reduction operators:

spirv.Tosa.Reverse
spirv.Tosa.Slice
spirv.Tosa.Tile
spirv.Tosa.Transpose

Also dialect and serialization round-trip tests have been added.

Signed-off-by: Davide Grohmann <davide.grohmann at arm.com>
DeltaFile
+191-0mlir/include/mlir/Dialect/SPIRV/IR/SPIRVTosaOps.td
+158-0mlir/test/Target/SPIRV/tosa-ops.mlir
+97-0mlir/test/Dialect/SPIRV/IR/tosa-ops-verification.mlir
+94-0mlir/test/Dialect/SPIRV/IR/tosa-ops.mlir
+9-0mlir/include/mlir/Dialect/SPIRV/IR/SPIRVTosaTypes.td
+549-05 files

LLVM/project 2baa2cdlibc/hdr/types rsize_t.h, libc/include CMakeLists.txt stdio.yaml

[libc] Follow up on Annex K's rsize_t (#187707)

- Fix header guard name.
- Define `__STDC_WANT_LIB_EXT1__` in `hdr/types/rsize_t.h` so that the
type is available for internal use.
- In accordance to the standard, make `stdio.h`, `stdlib.h`, `string.h`,
`time.h` and `wchar.h` define the type. It should already be available
in `stddef.h` as it's provided by Clang, not LLVM libc.
DeltaFile
+11-3libc/hdr/types/rsize_t.h
+5-0libc/include/CMakeLists.txt
+1-1libc/include/llvm-libc-types/rsize_t.h
+1-0libc/include/stdio.yaml
+1-0libc/include/time.yaml
+1-0libc/include/wchar.yaml
+20-42 files not shown
+22-48 files

OPNSense/core 7933d1bsrc/opnsense/mvc/app/models/OPNsense/Kea KeaDhcpv6.xml KeaDhcpv4.xml

Services: Kea: DHCPv4/v6: Use SetConstraint for match_data to allow 0 as valid value (#10035)
DeltaFile
+1-1src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv6.xml
+1-1src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv4.xml
+2-22 files

LLVM/project c5d367emlir/lib/Dialect/Arith/IR ArithOps.cpp

update
DeltaFile
+12-7mlir/lib/Dialect/Arith/IR/ArithOps.cpp
+12-71 files

LLVM/project a051662flang/lib/Semantics openmp-utils.cpp

Capitalize WhyNotWellFormed
DeltaFile
+5-5flang/lib/Semantics/openmp-utils.cpp
+5-51 files

LLVM/project b8ababdmlir/include/mlir/Dialect/LLVMIR NVVMOps.td

[MLIR][NVVM] NFC: Refactor NVVM op definitions in NVVMOps.td (#188436)

Refactor `DotAccumulate4WayOp`, `DotAccumulate2WayOp`,
`CpAsyncBulkPrefetchOp`, and `CpAsyncBulkTensorPrefetchOp` Ops to use 
the new `NVVM_VoidIntrinsicOp` and `NVVM_SingleResultIntrinsicOp` base
classes, removing redundant `llvmBuilder` and `extraClassDeclaration`
boilerplate. No functional changes.
DeltaFile
+4-52mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td
+4-521 files

LLVM/project 728fd3cmlir/lib/Conversion/ArithToLLVM ArithToLLVM.cpp, mlir/test/Conversion/ArithToLLVM arith-to-llvm.mlir

address comments
DeltaFile
+27-19mlir/lib/Conversion/ArithToLLVM/ArithToLLVM.cpp
+12-0mlir/test/Conversion/ArithToLLVM/arith-to-llvm.mlir
+39-192 files

OPNSense/core cff0a4csrc/opnsense/mvc/app/models/OPNsense/Kea KeaDhcpv6.xml KeaDhcpv4.xml

Services: Kea: DHCPv4/v6: Use SetConstraint for match_data to allow 0 as valid value
DeltaFile
+1-1src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv6.xml
+1-1src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv4.xml
+2-22 files

LLVM/project c84397allvm/lib/Analysis DependenceAnalysis.cpp

[DA] Optimize parity check in weakCrossingSIVtest (NFC) (#188437)

This patch simplifies the logic used to determine if the `Distance`
is divisible by 2. Previously, this was done by allocating an APInt
and performing a signed remainder (`srem`) operation.

Since `Distance` is an APInt, we can more efficiently check if it
is odd by directly inspecting the least significant bit (`Distance[0]`).
This avoids an expensive division operation and APInt allocation
while making the code more concise.

Signed-off-by: Ruoyu Qiu <cabbaken at outlook.com>
DeltaFile
+1-4llvm/lib/Analysis/DependenceAnalysis.cpp
+1-41 files

LLVM/project d642f59libclc/clc/lib/generic/math clc_acospi.inc clc_acospi.cl

libclc: Update acospi (#188455)

This was originally ported from rocm device libs in
084124a8fab6fd71d49ac4928d17c3ef8b350ead. Merge in more
recent changes.
DeltaFile
+94-111libclc/clc/lib/generic/math/clc_acospi.inc
+2-3libclc/clc/lib/generic/math/clc_acospi.cl
+96-1142 files

LLVM/project fd0ad60libclc/opencl/lib/generic/atomic atomic_fetch_add.cl atomic_fetch_sub.cl

libclc: Fix missing overloads for atomic_fetch_add/sub

Follow up to #185263, which missed the overloads which take a memory
order.
DeltaFile
+19-0libclc/opencl/lib/generic/atomic/atomic_fetch_add.cl
+19-0libclc/opencl/lib/generic/atomic/atomic_fetch_sub.cl
+38-02 files

OPNSense/core 9cf1683src/opnsense/mvc/app/models/OPNsense/Kea KeaDhcpv6.xml KeaDhcpv4.xml

Services: Kea: DHCPv4/v6: Use SetConstraint to allow 0 to count as valid value. Since none of these fields are boolean, change it for all of them.
DeltaFile
+10-10src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv6.xml
+10-10src/opnsense/mvc/app/models/OPNsense/Kea/KeaDhcpv4.xml
+20-202 files

LLVM/project 49ecc68llvm/tools/gold CMakeLists.txt

Uncomment LLVMgold library definition in CMakeLists
DeltaFile
+3-3llvm/tools/gold/CMakeLists.txt
+3-31 files

LLVM/project bec0aeellvm/lib/Target/PowerPC PPCInstrInfo.td, llvm/test/CodeGen/PowerPC wide-scalar-shift-by-byte-multiple-legalization.ll aix-vec_insert_elt.ll

[PowerPC] Use add_like pattern for ADDI/ADDIS add-immediate matching (#187326)

Allow or_disjoint nodes with sext-immediates to make use of the ADD instructions instead of OR (which use zext-immediates) to potentially allow further folding
DeltaFile
+14-15llvm/test/CodeGen/PowerPC/wide-scalar-shift-by-byte-multiple-legalization.ll
+3-3llvm/lib/Target/PowerPC/PPCInstrInfo.td
+2-2llvm/test/CodeGen/PowerPC/aix-vec_insert_elt.ll
+2-2llvm/test/CodeGen/PowerPC/aix32-p8-scalar_vector_conversions.ll
+1-1llvm/test/CodeGen/PowerPC/fp128-bitcast-after-operation.ll
+1-1llvm/test/CodeGen/PowerPC/signbit-shift.ll
+23-241 files not shown
+24-257 files

LLVM/project 201c5c1clang/lib/Basic/Targets AMDGPU.h, clang/test/Misc amdgcn.languageOptsOpenCL.cl

clang: Report subgroup ext types for AMDGPU with llvm env (#188472)

Report cl_khr_subgroup_extended_types for AMDGPU when targeting
the llvm environment.
DeltaFile
+14-0clang/test/Misc/amdgcn.languageOptsOpenCL.cl
+4-0clang/lib/Basic/Targets/AMDGPU.h
+18-02 files

FreeBSD/ports 0b2876fgraphics/f3d Makefile, graphics/f3d/files patch-application_F3DSystemTools.cxx

graphics/f3d: avoid using /proc when possible

This patch has also been submitted upstream:
https://github.com/f3d-app/f3d/pull/2972
DeltaFile
+30-0graphics/f3d/files/patch-application_F3DSystemTools.cxx
+1-0graphics/f3d/Makefile
+31-02 files

LLVM/project 27ba9e2libc/include CMakeLists.txt stdlib.yaml

[libc] Define Annex K's errno_t in specified headers (#187700)

- Change `errno.h.def` to include a placeholder where hdrgen emits the
public API, which contains the `errno_t` definition.
- Make headers `stdio.h`, `stdlib.h`, `string.h` and `time.h` also
define `errno_t` as specified in the standard.
DeltaFile
+4-0libc/include/CMakeLists.txt
+2-1libc/include/stdlib.yaml
+2-0libc/include/errno.h.def
+1-0libc/include/stdio.yaml
+1-0libc/include/string.yaml
+1-0libc/include/time.yaml
+11-16 files

LLVM/project 5e89d60llvm/lib/Target/AArch64 AArch64InstrInfo.td

[AArch64] Remove add_and_or_is_add pattern matcher and use generic add_like equivalent (#188284)
DeltaFile
+7-20llvm/lib/Target/AArch64/AArch64InstrInfo.td
+7-201 files

LLVM/project 27c1615llvm/include/llvm/ADT GenericSSAContext.h GenericUniformityImpl.h, llvm/lib/CodeGen MachineSSAContext.cpp

review: rename isNeverDivergent to isAlwaysUniform
DeltaFile
+1-1llvm/include/llvm/ADT/GenericSSAContext.h
+1-1llvm/include/llvm/ADT/GenericUniformityImpl.h
+1-1llvm/lib/CodeGen/MachineSSAContext.cpp
+1-1llvm/lib/IR/SSAContext.cpp
+4-44 files

LLVM/project a31ac42clang/lib/Basic/Targets AMDGPU.h, clang/test/Misc amdgcn.languageOptsOpenCL.cl

clang: Report subgroup ext types for AMDGPU with llvm env

Report cl_khr_subgroup_extended_types for AMDGPU when targeting
the llvm environment.
DeltaFile
+14-0clang/test/Misc/amdgcn.languageOptsOpenCL.cl
+4-0clang/lib/Basic/Targets/AMDGPU.h
+18-02 files

HardenedBSD/src 90de72bsbin/pfctl pfctl.c, sys/netpfil/pf pf_ioctl.c

Merge branch 'freebsd/15-stable/main' into hardened/15-stable/main
DeltaFile
+94-9sys/netpfil/pf/pf_ioctl.c
+38-0tests/sys/netpfil/pf/pass_block.sh
+2-2sbin/pfctl/pfctl.c
+134-113 files