[libc] Define IFNAMSIZ in net/if.h (#232664)
Add the IFNAMSIZ macro (4.2BSD) as an alias for IF_NAMESIZE (POSIX) in
net/if.h.
I'm also defining __UAPI_DEF_IF_IFNAMSIZ to 0 in our linux macro header
to prevent <linux/if.h> from redefining the macro when included after
<net/if.h>.
Assisted-by: Gemini
[CIR] Restore builtin switch-case order to match clang CodeGen (NFC) (#232635)
The builtin switch-case in CIRGenFunction::emitBuiltinExpr in CIR has
diverged from CodeGenFunction::EmitBuiltinExpr in OGCG w.r.t.
case-order.
Restore the order for consistency.
Assisted-by: Claude Opus 5.5
Signed-off-by: Steffen Holst Larsen <sholstla at amd.com>
[lldb][Windows] Enable 61 tests (#231483)
This patch enables 58 tests on Windows, which pass with both the
in-process plugin and lldb-server. They have been enabled in swiftlang,
where they have been stable.
It also removes `TestIRMemoryMapWindows.test` and
`TestExprWithSideEffectOnConvenienceVarWindows.cpp`. They ran the same
commands as `TestIRMemoryMap.test` and
`TestExprWithSideEffectOnConvenienceVar.cpp`, which now run on Windows.
Where the tests were fixed, for reference if one of them becomes flaky:
- `vla.cpp`, `delayed-definition-die-searching.test`,
`command-image-dump-ast.test`, `TestFrameFormatFunctionSuffix.test`,
`TestFrameFormatFunctionFormattedArgumentsObjC.test`,
`command-source-embedded.test`, `checksum-mismatch.test`: link.exe
dropped the DWARF. Clang links with lld-link for `-gdwarf` since
#198600.
- `TestStats.py` `test_summary_statistics_providers(_vec)`: MSVC STL
[32 lines not shown]
net/netflector: mDNS service types and fixes (#5785)
- mDNS services: an optional per-entry allow-list of DNS-SD service
types; needs netflector 0.17.0 (opnsense/ports#299)
- A port list's validation message names the bad port
- The CARP hook re-renders rc.conf.d before starting netflector, so a
VIP edit no longer leaves it stopped after the next failover
- Stopping a stopped netflector no longer reports a failure
[SLP]Model or-reduction of uniform field extracts as a bit pack
If every lane extracts the same bit range of a vectorized node, the pack
input collapses to that node + a splat shift. Emit the pack from that
chain. Fields in lane order, or reversed, are packed as a trunc (+ bswap
or reverse) and estimated as such, other layouts as a byte shuffle.
Fixes #229942
Assisted-by: Cursor
Reviewers: bababuck, RKSimon
Pull Request: https://github.com/llvm/llvm-project/pull/232419
