LLVM/project 91da2c8llvm/lib/Target/AArch64 AArch64TargetTransformInfo.cpp, llvm/test/Transforms/InstCombine/AArch64 sve-intrinsic-to-svbool-binops.ll

[LLVM][InstCombine] Enable simplification of SVE predicate binops. (#211016)

Enable existing SVE binop simplification code paths for predicate
vectors. I've extended tryCombineFromSVBoolBinOp to maintain an existing
tranformation for the case where AND operations are replaced by their
SELECT equivalent.
DeltaFile
+54-29llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
+25-7llvm/test/Transforms/InstCombine/AArch64/sve-intrinsic-to-svbool-binops.ll
+79-362 files

LLVM/project ca6f270llvm/lib/Target/AArch64 AArch64ISelDAGToDAG.cpp AArch64SVEInstrInfo.td, llvm/test/CodeGen/AArch64 imm-splat-ops.ll bf16-v8-instructions.ll

[LLVM][CodeGen][SVE] Extend NEON->SVE splat imm isel to include min/max operations. (#211228)
DeltaFile
+695-0llvm/test/CodeGen/AArch64/imm-splat-ops.ll
+31-0llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
+11-14llvm/test/CodeGen/AArch64/bf16-v8-instructions.ll
+15-0llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
+752-144 files

LLVM/project bad66b4bolt/test/X86 mixed-dwarf32-dwarf64-str-offsets.test mixed-dwarf32-dwarf64-rnglists.test, llvm/test/CodeGen/AArch64 aarch64-no-mov-spill-chain.ll

Rebase

Created using spr 1.3.6-beta.1
DeltaFile
+0-661llvm/test/CodeGen/X86/sse3-avx-addsub-2.ll
+0-403llvm/test/CodeGen/AArch64/aarch64-no-mov-spill-chain.ll
+269-0bolt/test/X86/mixed-dwarf32-dwarf64-str-offsets.test
+241-0bolt/test/X86/mixed-dwarf32-dwarf64-rnglists.test
+0-223llvm/test/CodeGen/X86/fmsubadd-combine.ll
+188-0bolt/test/X86/dwarf4-dwarf64-ranges.test
+698-1,28779 files not shown
+2,919-2,34285 files

LLVM/project 4ce57c1bolt/test/X86 mixed-dwarf32-dwarf64-str-offsets.test mixed-dwarf32-dwarf64-rnglists.test, llvm/test/CodeGen/AArch64 aarch64-no-mov-spill-chain.ll

[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.6-beta.1

[skip ci]
DeltaFile
+0-661llvm/test/CodeGen/X86/sse3-avx-addsub-2.ll
+0-403llvm/test/CodeGen/AArch64/aarch64-no-mov-spill-chain.ll
+106-294llvm/test/CodeGen/AMDGPU/machine-sink-cycle.mir
+269-0bolt/test/X86/mixed-dwarf32-dwarf64-str-offsets.test
+241-0bolt/test/X86/mixed-dwarf32-dwarf64-rnglists.test
+0-223llvm/test/CodeGen/X86/fmsubadd-combine.ll
+616-1,58180 files not shown
+3,025-2,63686 files

LLVM/project 7b0c475llvm/test/CodeGen/AMDGPU flat-atomicrmw-fmin.ll flat-atomicrmw-fmax.ll

Reword comment and override getRawRegPressureSetLimit in SIRegisterInfo

Created using spr 1.3.6-beta.1
DeltaFile
+3,784-3,772llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmin.ll
+3,784-3,772llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmax.ll
+3,445-3,475llvm/test/CodeGen/AMDGPU/global-atomicrmw-fmax.ll
+3,445-3,475llvm/test/CodeGen/AMDGPU/global-atomicrmw-fmin.ll
+3,371-3,313llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fadd.ll
+2,673-2,602llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fmin.ll
+20,502-20,40952 files not shown
+46,590-45,52658 files

OPNSense/core 2e6ffc6. plist, src/opnsense/service/conf/actions.d actions_plugins.conf actions_dns.conf

system: configure dhcp via backend, move dns over #9352
DeltaFile
+11-0src/opnsense/service/conf/actions.d/actions_plugins.conf
+0-6src/opnsense/service/conf/actions.d/actions_dns.conf
+2-2src/www/system_general.php
+2-2src/www/system_advanced_admin.php
+1-1src/www/services_opendns.php
+1-0plist
+17-116 files

OPNSense/core 12265f3src/www diag_backup.php

system: move backup restore to /var/lib/php/tmp #9352
DeltaFile
+1-1src/www/diag_backup.php
+1-11 files

OPNSense/core 56e2655src/opnsense/service/conf/actions.d actions_dns.conf, src/www system_advanced_admin.php system_general.php

system: add dns reconfigure #9352
DeltaFile
+6-0src/opnsense/service/conf/actions.d/actions_dns.conf
+1-1src/www/system_advanced_admin.php
+1-1src/www/system_general.php
+8-23 files

OpenBSD/ports hsGY6Bzmail/mozilla-thunderbird distinfo Makefile, mail/thunderbird-i18n distinfo Makefile.inc

   mail/mozilla-thunderbird: update to 153.0.1esr

   see https://www.thunderbird.net/en-US/thunderbird/153.0.1esr/releasenotes/
VersionDeltaFile
1.304+132-132mail/thunderbird-i18n/distinfo
1.321+2-2mail/mozilla-thunderbird/distinfo
1.535+1-1mail/mozilla-thunderbird/Makefile
1.278+1-1mail/thunderbird-i18n/Makefile.inc
+136-1364 files

OPNSense/core 13d152fsrc/etc/inc/plugins.inc.d core.inc, src/www system_general.php

system: switch timezone and hostname restarts #9352
DeltaFile
+20-0src/etc/inc/plugins.inc.d/core.inc
+2-2src/www/system_general.php
+22-22 files

Dreckly/dreckly e4f303fnet/yt-dlp PLIST distinfo

yt-dlp: Update to 2026.6.9
DeltaFile
+1-247net/yt-dlp/PLIST
+3-3net/yt-dlp/distinfo
+1-1net/yt-dlp/Makefile
+5-2513 files

OPNSense/core 4fee2bbsrc/www system_advanced_misc.php

system: replace kernel/powerd restart now that it works #9352
DeltaFile
+10-10src/www/system_advanced_misc.php
+10-101 files

pkgng/pkgng ae23524docs pkg.conf.5 pkg-rwhich.8, libpkg pkg_config.c

rwhich: add a global configuration and a per repo configuration

This helps fine grained control on the usage of the rwhich database
DeltaFile
+33-0docs/pkg.conf.5
+22-0docs/pkg-rwhich.8
+11-0libpkg/pkg_config.c
+5-0libpkg/repo/binary/query.c
+3-1libpkg/repo/binary/update.c
+3-0libpkg/private/pkg.h
+77-16 files

OpenBSD/ports 7Oy5WsNwww/librewolf Makefile distinfo, www/librewolf/patches patch-lw_policies_json patch-toolkit_components_downloads_DownloadIntegration_sys_mjs

   www/librewolf: update to 153.0-3, from yaydn
VersionDeltaFile
1.4+6-12www/librewolf/patches/patch-lw_policies_json
1.6+5-12www/librewolf/Makefile
1.6+2-2www/librewolf/distinfo
1.2+1-1www/librewolf/patches/patch-toolkit_components_downloads_DownloadIntegration_sys_mjs
+14-274 files

Dreckly/dreckly d10db6fnet/yt-dlp PLIST distinfo

yt-dlp: Update to 2026.7.4
DeltaFile
+7-256net/yt-dlp/PLIST
+3-3net/yt-dlp/distinfo
+1-1net/yt-dlp/Makefile
+11-2603 files

LLVM/project 383e266llvm/lib/Transforms/Vectorize VPlanTransforms.cpp, llvm/test/Transforms/LoopVectorize iv_outside_user.ll

[LV] Use SCEV to compute final value of complex induction variables (#195059)

Extend optimizeInductionLiveOutUsers to handle complex induction
variable by using SCEV analysis. When an induction variable forms an
affine AddRec {Start,+,Step}, compute the final value as Start +
(ResumeTripCount - 1) * Step using VPDerivedIVRecipe.
This patch eliminates unnecessary vector widening for induction
variables only used outside the loop.

Pre-commit test #195055
DeltaFile
+74-75llvm/test/Transforms/LoopVectorize/iv_outside_user.ll
+43-3llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp
+14-16llvm/test/Transforms/LoopVectorize/VPlan/vplan-printing.ll
+7-23llvm/test/Transforms/LoopVectorize/AArch64/reduction-cost.ll
+8-7llvm/test/Transforms/LoopVectorize/X86/pr51366-sunk-instruction-used-outside-of-loop.ll
+7-4llvm/test/Transforms/LoopVectorize/AArch64/scalable-avoid-scalarization.ll
+153-1288 files not shown
+169-14714 files

OPNSense/core 6e71db0src/etc/inc plugins.inc, src/etc/inc/plugins.inc.d core.inc

system: change approach due to MVC entanglement

Frist approach did not work.  Make it a bit more obvious.
DeltaFile
+7-2src/etc/inc/xmlrpc/service.inc
+7-2src/sbin/pluginctl
+2-5src/etc/inc/plugins.inc
+2-2src/etc/inc/plugins.inc.d/core.inc
+18-114 files

LLVM/project 999c620llvm/lib/Target/SPIRV SPIRVNonSemanticDebugHandler.cpp SPIRVNonSemanticDebugHandler.h, llvm/test/CodeGen/SPIRV/debug-info debug-function.ll debug-function-namespace-scope.ll

Implement support for NSDI DebugFunction opcode.
DeltaFile
+57-1llvm/lib/Target/SPIRV/SPIRVNonSemanticDebugHandler.cpp
+43-0llvm/test/CodeGen/SPIRV/debug-info/debug-function.ll
+41-0llvm/test/CodeGen/SPIRV/debug-info/debug-function-namespace-scope.ll
+37-0llvm/test/CodeGen/SPIRV/debug-info/debug-function-with-declaration.ll
+21-7llvm/lib/Target/SPIRV/SPIRVNonSemanticDebugHandler.h
+199-85 files

OpenBSD/ports Li84Qgytelephony/baresip Makefile.inc, telephony/baresip/baresip distinfo

   telephony/baresip: update to 4.10.0.

   see https://github.com/baresip/baresip/releases/tag/v4.10.0
   and https://github.com/baresip/re/releases/tag/v4.10.0
VersionDeltaFile
1.36+6-6telephony/baresip/baresip/patches/patch-src_config_c
1.46+2-2telephony/baresip/re/distinfo
1.47+2-2telephony/baresip/baresip/distinfo
1.40+1-1telephony/baresip/Makefile.inc
1.54+1-1telephony/baresip/re/Makefile
+12-125 files

OpenBSD/ports FHag9K6sysutils/libyal/libcreg Makefile

   libcreg may pick up libbfio at configure stage and break build when
   uninstalled at that time. explicitly add to LIB_DEPENDS

   pointed out by naddy@
VersionDeltaFile
1.3+4-1sysutils/libyal/libcreg/Makefile
+4-11 files

OPNSense/core c441b18src/opnsense/mvc/app/views/layout_partials base_tabs_header.volt

MVC: UI: base_tabs_header fix tab activation
DeltaFile
+2-2src/opnsense/mvc/app/views/layout_partials/base_tabs_header.volt
+2-21 files

OpenBSD/ports RHMtZdpgraphics/lerc Makefile distinfo

   graphics/lerc: update to 4.2.0.

   see https://raw.githubusercontent.com/Esri/lerc/refs/tags/v4.2.0/CHANGELOG.md
VersionDeltaFile
1.4+2-2graphics/lerc/Makefile
1.4+2-2graphics/lerc/distinfo
+4-42 files

pkgng/pkgng 8d714edlibpkg pkg_repo.c pkg_repo_create.c

compression: respect compression_level for the file db and the metadata
DeltaFile
+6-0libpkg/pkg_repo.c
+1-1libpkg/pkg_repo_create.c
+7-12 files

LLVM/project a1341c9clang/lib/CIR/CodeGen CIRGenBuiltinRISCV.cpp

[CIR][RISCV] Add new builtins (#211555)

Leave them NYI now.
DeltaFile
+44-1clang/lib/CIR/CodeGen/CIRGenBuiltinRISCV.cpp
+44-11 files

LLVM/project 3ba240ellvm/test/CodeGen/AMDGPU maximumnum.ll minimumnum.ll, llvm/test/CodeGen/AMDGPU/GlobalISel legalize-load-global.mir legalize-load-local.mir

Update to latest spec

Created using spr 1.3.6-beta.1
DeltaFile
+9,414-9,234llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir
+7,009-6,937llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir
+13,068-0llvm/test/CodeGen/RISCV/GlobalISel/atomicrmw-max-min-umax-umin.ll
+5,819-5,824llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir
+5,588-5,406llvm/test/CodeGen/AMDGPU/maximumnum.ll
+5,467-5,272llvm/test/CodeGen/AMDGPU/minimumnum.ll
+46,365-32,67311,977 files not shown
+468,628-322,99811,983 files

LLVM/project a753004llvm/test/CodeGen/AMDGPU maximumnum.ll minimumnum.ll, llvm/test/CodeGen/AMDGPU/GlobalISel legalize-load-global.mir legalize-load-local.mir

[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.6-beta.1

[skip ci]
DeltaFile
+9,414-9,234llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir
+7,009-6,937llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir
+13,068-0llvm/test/CodeGen/RISCV/GlobalISel/atomicrmw-max-min-umax-umin.ll
+5,819-5,824llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir
+5,588-5,406llvm/test/CodeGen/AMDGPU/maximumnum.ll
+5,467-5,272llvm/test/CodeGen/AMDGPU/minimumnum.ll
+46,365-32,67311,974 files not shown
+467,658-321,81611,980 files

LLVM/project aea6a24llvm/test/CodeGen/AMDGPU maximumnum.ll minimumnum.ll, llvm/test/CodeGen/AMDGPU/GlobalISel legalize-load-global.mir legalize-load-local.mir

Update to latest spec

Created using spr 1.3.6-beta.1
DeltaFile
+9,414-9,234llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir
+7,009-6,937llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir
+13,068-0llvm/test/CodeGen/RISCV/GlobalISel/atomicrmw-max-min-umax-umin.ll
+5,819-5,824llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir
+5,588-5,406llvm/test/CodeGen/AMDGPU/maximumnum.ll
+5,467-5,272llvm/test/CodeGen/AMDGPU/minimumnum.ll
+46,365-32,67311,974 files not shown
+467,658-321,81611,980 files

LLVM/project 0e0418fllvm/lib/Target/AArch64 AArch64RegisterInfo.td

[AArch64] Mark SP-only register classes as non-allocatable (#211549)

Reserved registers are not allocatable and since these are singleton
classes, they should be marked as such.

Assisted-by: codex
DeltaFile
+5-2llvm/lib/Target/AArch64/AArch64RegisterInfo.td
+5-21 files

LLVM/project 4e19543openmp/runtime/test/ompt callback.h

FIX some OMPT tests that fail on RISC-V (#156914)

There is a known issue with these tests (see
https://github.com/llvm/llvm-project/issues/35661).
It looks that the behaviour is very architecture specific and it was
somehow solved for aarch64 but no mention to riscv64.
DeltaFile
+2-2openmp/runtime/test/ompt/callback.h
+2-21 files

OPNSense/core 86d6fd2src/opnsense/mvc/app/controllers/OPNsense/Firewall/Api DNatController.php, src/opnsense/mvc/app/models/OPNsense/Firewall/FieldTypes SourceNatRuleField.php FilterRuleField.php

Firewall: Rules and NAT: Group invalid rules to the end of the ruleset. These rules are skipped by PF processing because they do not have a valid interface. (#10550)


---------

Co-authored-by: Stephan de Wit <stephan.de.wit at deciso.com>
DeltaFile
+72-84src/opnsense/mvc/app/views/OPNsense/Firewall/filter_rule.volt
+52-55src/opnsense/mvc/app/views/OPNsense/Firewall/nat_rule.volt
+30-2src/opnsense/mvc/app/models/OPNsense/Firewall/FieldTypes/SourceNatRuleField.php
+21-2src/opnsense/mvc/app/controllers/OPNsense/Firewall/Api/DNatController.php
+13-0src/opnsense/mvc/app/models/OPNsense/Firewall/FieldTypes/FilterRuleField.php
+188-1435 files