FreeNAS/freenas 2b48401src/middlewared/middlewared/plugins cache.py

flake8 fix
DeltaFile
+3-1src/middlewared/middlewared/plugins/cache.py
+3-11 files

LLVM/project b5077a7llvm/lib/Target/AArch64/GISel AArch64RegisterBankInfo.cpp, llvm/test/CodeGen/AArch64 aarch64-mops.ll load-store-forwarding.ll

[AArch64][GlobalISel] Extend smaller than i32 gpr loads/stores in RegBankSelect. (#175810)

A i8 / i16 load and store is only legal for FPR registers. This patch extends
the types on i8/i16 G_LOADS and G_STORES to i32 using anyext / trunc, so that
selection can be simpler and does not need to handle illegal operations.

This can leave some anyext(trunc) operations that could be removed yet but
should be possible to optimize away.
DeltaFile
+48-20llvm/test/CodeGen/AArch64/aarch64-mops.ll
+44-7llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp
+18-24llvm/test/CodeGen/AArch64/GlobalISel/arm64-atomic.ll
+8-16llvm/test/CodeGen/AArch64/Atomics/aarch64-atomic-load-rcpc_immo.ll
+22-0llvm/test/CodeGen/AArch64/load-store-forwarding.ll
+4-7llvm/test/CodeGen/AArch64/cpa-globalisel.ll
+144-742 files not shown
+152-808 files

LLVM/project 14fe4a8lldb/include/lldb/Utility UserID.h

[lldb] Remove unused nested class UserID::IDMatches (NFC) (#177211)

DeltaFile
+0-20lldb/include/lldb/Utility/UserID.h
+0-201 files

FreeNAS/freenas 8b2245dsrc/middlewared/middlewared/plugins cache.py, src/middlewared/middlewared/plugins/catalog features.py apps_details.py

Add persistent option to cache plugin

This commit adds ability to persistently set cache entries
(survives across middleware restarts / reboots, but not system
upgrades), and set clustered cache entries (ditto about
lifecycle).
DeltaFile
+265-16src/middlewared/middlewared/plugins/cache.py
+226-0tests/unit/test_cache.py
+6-3src/middlewared/middlewared/plugins/catalog/features.py
+4-4src/middlewared/middlewared/plugins/catalog/apps_details.py
+2-2src/middlewared/middlewared/plugins/directoryservices_/connection.py
+503-255 files

LLVM/project fa4f765llvm/lib/Target/AMDGPU AMDGPU.td VOP3Instructions.td

[AMDGPU] Further improve `AMDGPUSubtargetFeature` multiclass (#177077)

This PR extends the multiclass to support two additional parameters: one
for specifying whether an `AssemblerPredicate` should be generated, and
another for dependent `SubtargetFeatures`. This allows 15 more
definitions to be converted to use the multiclass.
DeltaFile
+95-107llvm/lib/Target/AMDGPU/AMDGPU.td
+3-3llvm/lib/Target/AMDGPU/VOP3Instructions.td
+1-4llvm/lib/Target/AMDGPU/GCNSubtarget.h
+1-1llvm/lib/Target/AMDGPU/VOP1Instructions.td
+100-1154 files

LLVM/project d64d373llvm/lib/Transforms/Vectorize SLPVectorizer.cpp, llvm/test/Transforms/SLPVectorizer/X86 phi-multi-same-nodes.ll

[SLP]Correctly handle vector nodes, coming from same incoming blocks in PHI nodes

If multiple nodes are generated from same PHI node for the same block,
still need to vectorize vector nodes, even if the value for the incoming block was already emitted.

Fixes #177124
DeltaFile
+86-0llvm/test/Transforms/SLPVectorizer/X86/phi-multi-same-nodes.ll
+11-8llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+97-82 files

LLVM/project 795d940lldb/source/API CMakeLists.txt

[lldb][cmake] Fix standalone Xcode build header staging (#177033)

The LLDB standalone build using Xcode fails because the staging
directory custom command output is attached to multiple
liblldb-stage-header-* targets, but none of these targets depend on each
other. Xcode's new build system doesn't allow this.

This creates a new target `liblldb-header-staging-dir` that depends on
the staging directory creation, and makes all header staging targets
depend on it instead of directly depending on the directory in their
custom commands. This ensures all targets share a common dependency,
satisfying Xcode's build system requirements.
DeltaFile
+5-2lldb/source/API/CMakeLists.txt
+5-21 files

FreeNAS/freenas 42d050asrc/middlewared/middlewared/plugins cache.py

Fix
DeltaFile
+3-3src/middlewared/middlewared/plugins/cache.py
+3-31 files

LLVM/project ee0fb4cllvm/test/MC/AMDGPU gfx1250_asm_load_tr.s

[AMDGPU] Auto-generate checks for gfx1250_asm_load_tr.s, NFC (#177220)

DeltaFile
+75-74llvm/test/MC/AMDGPU/gfx1250_asm_load_tr.s
+75-741 files

LLVM/project b1907c1mlir/include/mlir/Dialect/LLVMIR ROCDLOps.td, mlir/lib/Conversion/AMDGPUToROCDL AMDGPUToROCDL.cpp

[ROCDL] Refactored MFMA ops in ODS; added constraints (#175775)

This PR improves the ROCDL MFMA intrinsics by making their operand and
result types explicit in the IR and by modeling immediate arguments
(immargs) as attributes rather than opaque operands.

This brings MFMA intrinsics in line with recent changes made to ROCDL
WMMA operations, where intrinsic signatures were clarified to avoid
treating them as an unstructured “blob of arguments”.
DeltaFile
+346-421mlir/test/Dialect/LLVMIR/rocdl.mlir
+253-326mlir/test/Target/LLVMIR/rocdl.mlir
+120-88mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td
+39-39mlir/test/Conversion/AMDGPUToROCDL/mfma.mlir
+31-37mlir/test/Conversion/AMDGPUToROCDL/mfma-gfx950.mlir
+20-19mlir/lib/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.cpp
+809-9302 files not shown
+837-9588 files

FreeNAS/freenas 4667b7dsrc/middlewared/middlewared/plugins cache.py

Fix
DeltaFile
+3-3src/middlewared/middlewared/plugins/cache.py
+3-31 files

FreeNAS/freenas 2fb6112src/middlewared/middlewared/plugins cache.py, src/middlewared/middlewared/plugins/catalog features.py apps_details.py

Add persistent option to cache plugin

This commit adds ability to persistently set cache entries
(survives across middleware restarts / reboots, but not system
upgrades), and set clustered cache entries (ditto about
lifecycle).
DeltaFile
+265-16src/middlewared/middlewared/plugins/cache.py
+241-0tests/unit/test_cache.py
+6-3src/middlewared/middlewared/plugins/catalog/features.py
+4-4src/middlewared/middlewared/plugins/catalog/apps_details.py
+2-2src/middlewared/middlewared/plugins/directoryservices_/connection.py
+518-255 files

LLVM/project 2f3bf94llvm/lib/Target/AMDGPU AMDGPU.td VOP3Instructions.td

[AMDGPU] Further improve `AMDGPUSubtargetFeature` multiclass

This PR extends the multiclass to support two additional parameters: one for specifying whether an `AssemblerPredicate` should be generated, and another for dependent `SubtargetFeatures`. This allows 15 more definitions to be converted to use the multiclass.
DeltaFile
+95-107llvm/lib/Target/AMDGPU/AMDGPU.td
+3-3llvm/lib/Target/AMDGPU/VOP3Instructions.td
+1-4llvm/lib/Target/AMDGPU/GCNSubtarget.h
+1-1llvm/lib/Target/AMDGPU/VOP1Instructions.td
+100-1154 files

LLVM/project 0e5ab0fcompiler-rt/lib/asan asan_fake_stack.cpp

[asan] Fix -Wformat warning for %zx with pointer argument (#177219)

Fixes #175045
DeltaFile
+2-2compiler-rt/lib/asan/asan_fake_stack.cpp
+2-21 files

FreeNAS/freenas 1d7cc16src/middlewared/middlewared/plugins cache.py

Fix
DeltaFile
+1-0src/middlewared/middlewared/plugins/cache.py
+1-01 files

LLVM/project 1843a7fllvm/lib/Target/AMDGPU GCNSubtarget.h SIISelLowering.cpp

[NFCI][AMDGPU] Use X-macro to reduce boilerplate in `GCNSubtarget.h` (#176844)

`GCNSubtarget.h` contained a large amount of repetitive code following
the pattern `bool HasXXX = false;` for member declarations and `bool
hasXXX() const { return HasXXX; }` for getters. This boilerplate made
the file unnecessarily long and harder to maintain.

This patch introduces an X-macro pattern `GCN_SUBTARGET_HAS_FEATURE`
that consolidates 135 simple subtarget features into a single list. The
macro is expanded twice: once in the protected section to generate
member variable declarations, and once in the public section to generate
the corresponding getter methods. This reduces the file by approximately
600 lines while preserving the exact same API and functionality.
Features with complex getter logic or inconsistent naming conventions
are left as manual implementations for future improvement.

Ideally, these could be generated by TableGen using
`GET_SUBTARGETINFO_MACRO`, similar to the X86 backend. However,
`AMDGPU.td` has several issues that prevent direct adoption: duplicate

    [5 lines not shown]
DeltaFile
+256-816llvm/lib/Target/AMDGPU/GCNSubtarget.h
+3-3llvm/lib/Target/AMDGPU/SIISelLowering.cpp
+2-2llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
+1-1llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
+262-8224 files

LLVM/project f3aa84cllvm/lib/Target/X86 X86MCInstLower.cpp X86AsmPrinter.cpp, llvm/test/CodeGen/X86 win64-eh-unwindv2-too-many-instr.mir win64-eh-unwindv2-too-many-epilogs.mir

[win][x64] Unwind v2: Avoid non-terminator instructions after terminator by using different psuedo for splitting frame infos (#177007)

After merging #159206 the new tests added would fail when verifying
machine code instructions with:

```
*** Bad machine code: Non-terminator instruction after the first terminator ***
- function:    has_funclet
- basic block: %bb.4 call.block.4 (0x8000f837e8)
- instruction: SEH_SplitChained
First terminator was:   RET64 $eax

*** Bad machine code: Non-terminator instruction after the first terminator ***
- function:    has_funclet
- basic block: %bb.4 call.block.4 (0x8000f837e8)
- instruction: SEH_EndPrologue
First terminator was:   RET64 $eax
```


    [3 lines not shown]
DeltaFile
+10-12llvm/test/CodeGen/X86/win64-eh-unwindv2-too-many-instr.mir
+6-5llvm/lib/Target/X86/X86MCInstLower.cpp
+7-0llvm/lib/Target/X86/X86AsmPrinter.cpp
+3-3llvm/lib/Target/X86/X86WinEHUnwindV2.cpp
+2-3llvm/test/CodeGen/X86/win64-eh-unwindv2-too-many-epilogs.mir
+2-2llvm/lib/Target/X86/X86InstrCompiler.td
+30-253 files not shown
+33-279 files

OpenBSD/ports 61iRe2itextproc/cookcli crates.inc

   Fix crates.inc.
VersionDeltaFile
1.5+0-2textproc/cookcli/crates.inc
+0-21 files

FreeNAS/freenas 0497ea7src/middlewared/middlewared/plugins/apps app_scale.py

Fix
DeltaFile
+1-1src/middlewared/middlewared/plugins/apps/app_scale.py
+1-11 files

OpenBSD/ports t968oz0x11/gnome/mutter distinfo Makefile, x11/gnome/mutter/patches patch-src_wayland_meta-wayland-dma-buf_c

   Update to mutter-49.3.
VersionDeltaFile
1.5+9-9x11/gnome/mutter/patches/patch-src_wayland_meta-wayland-dma-buf_c
1.126+2-2x11/gnome/mutter/distinfo
1.197+1-1x11/gnome/mutter/Makefile
+12-123 files

FreeNAS/freenas 0fb3cd1src/middlewared/middlewared/plugins cache.py, src/middlewared/middlewared/plugins/apps app_scale.py

Add persistent option to cache plugin

This commit adds ability to persistently set cache entries
(survives across middleware restarts / reboots, but not system
upgrades), and set clustered cache entries (ditto about
lifecycle).
DeltaFile
+241-0tests/unit/test_cache.py
+227-13src/middlewared/middlewared/plugins/cache.py
+6-3src/middlewared/middlewared/plugins/catalog/features.py
+4-4src/middlewared/middlewared/plugins/catalog/apps_details.py
+2-2src/middlewared/middlewared/plugins/directoryservices_/connection.py
+1-1src/middlewared/middlewared/plugins/apps/app_scale.py
+481-236 files

LLVM/project 5f3643fllvm/include/llvm/IR IntrinsicsNVVM.td, llvm/lib/Target/NVPTX NVPTXIntrinsics.td

[NFC][NVVM][NVPTX] Moved common code for tcgen05.mma to the base class (#176327)

This change moves common code parts for `tcgen05.mma` intrinsics to a
separate base class. It removes code duplication and increases
readability. There are no functional changes.
DeltaFile
+210-275llvm/lib/Target/NVPTX/NVPTXIntrinsics.td
+52-52llvm/include/llvm/IR/IntrinsicsNVVM.td
+262-3272 files

LLVM/project e779482utils/bazel/llvm-project-overlay/llvm BUILD.bazel

[bazel][IR2Vec] Exclude ir2vec python bindings from main tool (#177230)

#176571 adds python bindings (using nanobind) in a subdirectory of the
ir2vec tool dir, but the bazel target just globs everything. Exclude the
bindings directory, which needs to be built in a special way.
DeltaFile
+9-4utils/bazel/llvm-project-overlay/llvm/BUILD.bazel
+9-41 files

FreeBSD/ports 216fed1devel/py-pytest-html distinfo Makefile

devel/py-pytest-html: update to 4.2.0

Changes:        https://github.com/pytest-dev/pytest-html/releases/tag/4.2.0
Reported by:    portscout, repology
DeltaFile
+3-3devel/py-pytest-html/distinfo
+1-1devel/py-pytest-html/Makefile
+4-42 files

LLVM/project 2ee329fllvm/test/Analysis/UniformityAnalysis/AMDGPU intrinsics.ll, llvm/test/CodeGen/AMDGPU llvm.amdgcn.load.tr.gfx1250.w32.ll

[AMDGPU] Remove intrinsic declarations in a couple tests, NFC (#177218)

There is no need to explicitly declare intrinsic now. In this PR, we
only
remove intrinsic declarations in the two tests recently touched.
DeltaFile
+0-131llvm/test/Analysis/UniformityAnalysis/AMDGPU/intrinsics.ll
+0-15llvm/test/CodeGen/AMDGPU/llvm.amdgcn.load.tr.gfx1250.w32.ll
+0-1462 files

LLVM/project 49903c4mlir/lib/Dialect/OpenACC/Transforms ACCIfClauseLowering.cpp, mlir/test/Dialect/OpenACC acc-if-clause-lowering.mlir

[OpenACC][MLIR] clone reduction operands during ACCIfClauseLowering (#177196)

Clone the reduction operands into the compute region side. This also
fixes an issue where references to acc.reduction remain on the host
side.
DeltaFile
+45-1mlir/test/Dialect/OpenACC/acc-if-clause-lowering.mlir
+18-0mlir/lib/Dialect/OpenACC/Transforms/ACCIfClauseLowering.cpp
+63-12 files

LLVM/project c6afb03llvm/utils/TableGen DAGISelMatcher.cpp

[TableGen] Add MatchNumber to CheckChildSameMatcher::printImpl. NFC

Make the formatting more consistent with other child matchers.

This function is only used for debugging so it doesn't change
the output.
DeltaFile
+1-1llvm/utils/TableGen/DAGISelMatcher.cpp
+1-11 files

LLVM/project 9e4590futils/bazel/llvm-project-overlay/llvm BUILD.bazel

[LLVM] Fix Bazel build for llvm-dwarfdump. (#177229)

Fix is needed for https://github.com/llvm/llvm-project/pull/176725,
DeltaFile
+2-0utils/bazel/llvm-project-overlay/llvm/BUILD.bazel
+2-01 files

LLVM/project 037c421llvm/lib/AsmParser LLParser.cpp, llvm/lib/Support FloatingPointMode.cpp

XXX - syntax change
DeltaFile
+14-4llvm/lib/AsmParser/LLParser.cpp
+5-5llvm/test/Assembler/denormal_fpenv.ll
+1-1llvm/lib/Support/FloatingPointMode.cpp
+20-103 files

LLVM/project 46c605cllvm/test/Assembler denormal_fpenv.ll, llvm/test/Bitcode compatibility.ll auto_upgrade_denormal_fp_math.ll

bar syntax and only print input if different from output.

Breaks update_test_checks Function Attrs comment check in the rare
case where the modes mismatch.
DeltaFile
+72-72llvm/test/Bitcode/compatibility.ll
+70-72llvm/test/Assembler/denormal_fpenv.ll
+57-57llvm/test/Transforms/Attributor/nofpclass-canonicalize.ll
+48-48llvm/test/Transforms/InstSimplify/canonicalize.ll
+30-63llvm/test/Transforms/Attributor/nofpclass.ll
+42-42llvm/test/Bitcode/auto_upgrade_denormal_fp_math.ll
+319-354165 files not shown
+919-939171 files