LLVM/project 68a9cd3 — polly/lib/Analysis ScopBuilder.cpp, polly/test/ScopInfo user-assumption-cached-precondition.ll

[Polly] Detect preconditions of cached user assumption translations (#226204)

`addUserAssumptions` detected preconditions of a user assumption by
checking whether building its condition recorded new assumptions, but
`SCEVAffinator` caches translated expressions, so a precondition shared
with an earlier assumption (e.g. the same truncation) was missed and the
assumption went into the context, removing the runtime check it relied
on. For example, with `__builtin_assume((signed char)n >= 0)` and
`__builtin_assume((signed char)n < 10)`, the `n >= 128` check was
dropped, although `n = 261` satisfies both assumptions. Instead, check
the invalid domain of each assumption, which is also cached, and if it
is non-empty, add the assumption to the defined behavior context as in
#189350.

Assisted-by: Claude (Anthropic)
DeltaFile
+63-0polly/test/ScopInfo/user-assumption-cached-precondition.ll
+18-4polly/lib/Analysis/ScopBuilder.cpp
+81-42 files

FreeNAS/freenas 9ed4b3e — src/middlewared/middlewared/api/v27_0_0 config.py, src/middlewared/middlewared/plugins pwenc.py config.py

NAS-141376 / 27.0.0-BETA.1 / Require a matching password secret seed to upload a configuration (#19823)

## Context
Support asked that we stop accepting a configuration that arrives
without its password secret seed. Such a restore cannot decrypt anything
it contains, so middleware generates a fresh (wrong) seed and wipes
everything that then fails validation — UPS and email credentials,
directory services config, cloud and keychain credentials, VM and
container device attributes, SMB user flags. That partial restore is
never what anyone actually wants.

## Solution
- **Export the seed by default.** `secretseed` defaults to true in the
current API version only; older versions keep the default they shipped
with. An archive is the only way to carry two files, so the default
`config.save` now returns one rather than a bare database.
- **Refuse an upload that cannot decrypt its own database.** The seed
has to be present, `stg_pwenc_check` has to be readable, and the seed
has to decrypt it, all before anything on this system is replaced. There

    [12 lines not shown]
DeltaFile
+99-45tests/api2/test_config_upload.py
+57-19src/middlewared/middlewared/plugins/config.py
+58-0src/middlewared/middlewared/pytest/unit/utils/test_pwenc.py
+19-2src/middlewared/middlewared/utils/pwenc.py
+8-3src/middlewared/middlewared/plugins/pwenc.py
+4-2src/middlewared/middlewared/api/v27_0_0/config.py
+245-716 files

LLVM/project e9d3cd1 — mlir/include/mlir/Transforms GreedyPatternRewriteDriver.h, mlir/lib/Transforms/Utils GreedyPatternRewriteDriver.cpp

[mlir] Avoid rewriting unreachable blocks in the greedy driver

A rewrite can disconnect a block after the iteration's initial CFG sweep.
Track reachability through rewriter notifications and skip worklist
operations in unreachable blocks until the next iteration removes them.

Cache reachability per region. Compare the final successors of changed
blocks after each rewrite, preserving the cache for successor-equivalent
changes and block merges that keep surviving blocks reachable. Recompute for
other CFG changes. This avoids repeated full CFG scans during branch
canonicalization.

Single-block regions return before cache lookup or CFG traversal. Before the
cache bookkeeping simplification, in the same Release build, canonicalizing
32,000 sibling single-block regions took 22.8 ms versus 21.9 ms with the
parent driver. With 16,000 regions containing folds, the times were 35.7 ms
and 34.3 ms, respectively. Nesting to 256 levels showed no measurable
difference.


    [19 lines not shown]
DeltaFile
+189-1mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp
+77-0mlir/test/Transforms/greedy-cfg-reachability.mlir
+64-1mlir/test/lib/Dialect/Test/TestPatterns.cpp
+41-0mlir/test/Transforms/canonicalize-dce.mlir
+18-2mlir/test/Transforms/test-strict-pattern-driver.mlir
+6-0mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h
+395-46 files

HardenedBSD/ports d8d9634 — devel/cfr Makefile, devel/py-ty Makefile.crates distinfo

Merge branch 'freebsd/main' into hardenedbsd/main
DeltaFile
+17-17devel/py-ty/distinfo
+25-0sysutils/bricoler/Makefile
+20-0filesystems/fatsort/Makefile
+19-0filesystems/fatsort/files/patch-src-Makefile
+7-7devel/py-ty/Makefile.crates
+10-3devel/cfr/Makefile
+98-2729 files not shown
+193-7235 files

OPNSense/plugins 62ba8ed — net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms ospf.xml dialogEditOSPFInterface.xml, net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga OSPF.xml

net/frr: OSPF passive interface moves to correct spot, the interface configuration
DeltaFile
+74-0net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/Migrations/M1_1_5.php
+5-8net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/OSPF.xml
+11-0net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/dialogEditOSPFInterface.xml
+3-7net/frr/src/opnsense/service/templates/OPNsense/Quagga/Config/ospfd.conf
+0-6net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/ospf.xml
+93-215 files

OPNSense/plugins 81434e2 — net/frr/src/opnsense/mvc/app/views/OPNsense/Quagga ospf6.volt ospf.volt

net/frr: OSPF/OSPFv3 move tabs around to reflect natural configuration order
DeltaFile
+9-9net/frr/src/opnsense/mvc/app/views/OPNsense/Quagga/ospf.volt
+5-5net/frr/src/opnsense/mvc/app/views/OPNsense/Quagga/ospf6.volt
+14-142 files

OPNSense/plugins 0736aed — net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms dialogEditOSPF6Area.xml, net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga OSPF6.xml OSPF.xml

net/frr: make OSPF and OSPFv3 areas explicit
DeltaFile
+112-0net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/Migrations/M1_1_4.php
+53-37net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/OSPF.xml
+45-8net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/OSPF6.xml
+28-22net/frr/src/opnsense/service/templates/OPNsense/Quagga/Config/ospfd.conf
+28-22net/frr/src/opnsense/service/templates/OPNsense/Quagga/Config/ospf6d.conf
+46-0net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/dialogEditOSPF6Area.xml
+312-899 files not shown
+393-15015 files

NetBSD/pkgsrc cTzwWKS — devel/unordered-dense Makefile

   unordered-dense: fixed github project
VersionDeltaFile
1.3+2-1devel/unordered-dense/Makefile
+2-11 files

LLVM/project e310cc1 — libc/test/src/math/exhaustive cos.wc sin.wc, llvm/test/CodeGen/AMDGPU bf16.ll amdgcn.bitcast.512bit.ll

Rebase, improvements

Created using spr 1.3.7
DeltaFile
+1,091,085-0libc/test/src/math/exhaustive/sin.wc
+1,090,178-0libc/test/src/math/exhaustive/cos.wc
+14,242-14,442llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+6,454-6,562llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+6,425-6,204llvm/test/CodeGen/AMDGPU/bf16.ll
+6,086-6,026llvm/test/CodeGen/RISCV/rvv/expandload.ll
+2,214,470-33,2349,002 files not shown
+2,705,743-279,0749,008 files

LLVM/project 675c1cf — llvm/test/CodeGen/AArch64 sve-lsrchain.ll sve-pred-selectop2.ll

[LLVM][CodeGen] Enable the AArch64PTrueCoalescing pass. (#225830)

Fixes https://github.com/llvm/llvm-project/issues/137040
DeltaFile
+122-248llvm/test/CodeGen/AArch64/sve-bitcast.ll
+73-91llvm/test/CodeGen/AArch64/sve-load-store-legalisation.ll
+40-68llvm/test/CodeGen/AArch64/sve-ld1-addressing-mode-reg-imm.ll
+34-54llvm/test/CodeGen/AArch64/sve-st1-addressing-mode-reg-imm.ll
+32-48llvm/test/CodeGen/AArch64/sve-pred-selectop2.ll
+19-20llvm/test/CodeGen/AArch64/sve-lsrchain.ll
+320-52914 files not shown
+339-58820 files

LLVM/project 5586afd — mlir/include/mlir/Transforms GreedyPatternRewriteDriver.h, mlir/lib/Transforms/Utils GreedyPatternRewriteDriver.cpp

[mlir] Avoid rewriting unreachable blocks in the greedy driver

A rewrite can disconnect a block after the iteration's initial CFG sweep.
Track reachability through rewriter notifications and skip worklist
operations in unreachable blocks until the next iteration removes them.

Cache reachability per region. Compare the final successors of changed
blocks after each rewrite, preserving the cache for successor-equivalent
changes and block merges that keep surviving blocks reachable. Recompute for
other CFG changes. This avoids repeated full CFG scans during branch
canonicalization.

Single-block regions return before cache lookup or CFG traversal. Before the
cache bookkeeping simplification, in the same Release build, canonicalizing
32,000 sibling single-block regions took 22.8 ms versus 21.9 ms with the
parent driver. With 16,000 regions containing folds, the times were 35.7 ms
and 34.3 ms, respectively. Nesting to 256 levels showed no measurable
difference.


    [14 lines not shown]
DeltaFile
+204-1mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp
+76-0mlir/test/Transforms/greedy-cfg-reachability.mlir
+64-1mlir/test/lib/Dialect/Test/TestPatterns.cpp
+41-0mlir/test/Transforms/canonicalize-dce.mlir
+18-2mlir/test/Transforms/test-strict-pattern-driver.mlir
+3-0mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h
+406-46 files

LLVM/project 0e7fb8b — mlir/include/mlir/Dialect/Vector/Transforms VectorTransforms.h, mlir/lib/Dialect/Vector/Transforms VectorMaskElimination.cpp

[mlir][vector] Support fixed-size masks in `eliminateVectorMasks` (#221595)

`eliminateVectorMasks` returned immediately unless a `VscaleRange` was
supplied. The TODO above that early return argued the fixed-size case
was unlikely to be useful, because "for fixed-size code dimensions are
all static so masks tend to fold away".

That is only true when the mask operand is constant. When it comes from
an induction variable, which is what tiling produces, the operand is not
constant and no fold removes the mask, even though value-bounds analysis
can prove it all-true. For example, `-canonicalize` leaves this alone:

```mlir
scf.for %i = %c0 to %c1024 step %c4 {
  %rem = arith.subi %c1024, %i : index
  %mask = vector.create_mask %rem : vector<4xi1>
  %v = vector.transfer_read %t[%i], %f0, %mask : tensor<1024xf32>, vector<4xf32>
  ...
}

    [40 lines not shown]
DeltaFile
+156-33mlir/test/Dialect/Vector/eliminate-masks.mlir
+31-12mlir/lib/Dialect/Vector/Transforms/VectorMaskElimination.cpp
+5-5mlir/include/mlir/Dialect/Vector/Transforms/VectorTransforms.h
+8-2mlir/test/lib/Dialect/Vector/TestVectorTransforms.cpp
+200-524 files

LLVM/project 6e725ad — llvm/lib/CodeGen CommandFlags.cpp, llvm/test/CodeGen/AArch64 aarch64-p2align-max-bytes-neoverse.ll aarch64-p2align-max-bytes.ll

CodeGen: Remove TargetOptions::LoopAlignment

Delete the module-wide LoopAlignment override and llc's -align-loops
flag that fed it. Loop alignment is now expressed solely through
per-loop llvm.loop.align metadata.

Co-authored-by: Claude (Opus 4.8) <noreply at anthropic.com>
DeltaFile
+135-5llvm/test/CodeGen/X86/innermost-loop-alignment.ll
+40-16llvm/test/CodeGen/RISCV/align-loops.ll
+2-25llvm/test/CodeGen/X86/code-align-loops.ll
+9-6llvm/test/CodeGen/AArch64/aarch64-p2align-max-bytes.ll
+0-6llvm/lib/CodeGen/CommandFlags.cpp
+0-3llvm/test/CodeGen/AArch64/aarch64-p2align-max-bytes-neoverse.ll
+186-615 files not shown
+188-7011 files

LLVM/project 0b38351 — clang/lib/CodeGen CGLoopInfo.cpp, clang/test/CodeGen align-loops.c

clang: Emit llvm.loop.align metadata for -falign-loops

Make -falign-loops=N attach per-loop llvm.loop.align metadata instead
of setting the module-wide TargetOptions::LoopAlignment. This reuses
the existing [[clang::code_align]] metadata path, with the source
attribute taking precedence over the flag.

Co-authored-by: Claude (Opus 4.8) <noreply at anthropic.com>
DeltaFile
+31-6clang/test/CodeGen/align-loops.c
+4-0clang/lib/CodeGen/CGLoopInfo.cpp
+35-62 files

LLVM/project 01b8b4d — llvm/lib/Target/AArch64 AArch64ISelLowering.cpp

[AArch64] Remove variable only used in assert (#226433)

This caused a buildbot failure after the variable was introduced in #208212
DeltaFile
+1-2llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+1-21 files

LLVM/project 319529b — llvm/lib/Target/AMDGPU SIISelLowering.cpp, llvm/test/CodeGen/AMDGPU add_sub_u64_pseudos.mir

AMDGPU: Mark the SCC def dead when expanding 64-bit scalar add/sub (#226269)

Co-authored-by: Claude Opus 5 <noreply at anthropic.com>
DeltaFile
+34-0llvm/test/CodeGen/AMDGPU/add_sub_u64_pseudos.mir
+9-1llvm/lib/Target/AMDGPU/SIISelLowering.cpp
+43-12 files

LLVM/project 4e50049 — llvm/lib/Target/AMDGPU SILowerControlFlow.cpp, llvm/test/CodeGen/AMDGPU lower-control-flow-live-intervals.mir branch-folding-implicit-def-subreg.ll

AMDGPU: Mark the SCC def dead when expanding CF pseudos (#226249)

The control flow pseudos start with dead flags on the implicit scc def,
but did not transfer to the replacement instruction

Co-Authored-By: Claude Opus 5 <noreply at anthropic.com>
DeltaFile
+25-28llvm/test/CodeGen/AMDGPU/GlobalISel/divergence-divergent-i1-used-outside-loop.ll
+25-25llvm/test/CodeGen/AMDGPU/collapse-endcf.mir
+20-20llvm/test/CodeGen/AMDGPU/branch-folding-implicit-def-subreg.ll
+16-16llvm/test/CodeGen/AMDGPU/GlobalISel/divergence-temporal-divergent-i1.ll
+19-6llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp
+10-10llvm/test/CodeGen/AMDGPU/lower-control-flow-live-intervals.mir
+115-10513 files not shown
+165-15619 files

LLVM/project 2fe83ee — llvm/lib/Target/SystemZ SystemZFrameLowering.cpp SystemZISelLowering.cpp, llvm/test/CodeGen/SystemZ atomicrmw-fadd-04.ll cmpxchg-01.ll

SystemZ: Mark unread CC defs dead at build time (#226434)

The custom inserters for the subword atomic pseudos and for probed
allocas, plus the inline stack probe emitted by frame lowering, build
instructions whose CC def is never read. Set the dead flags.

Marking the RISBG32 in the subword cmpxchg loop dead lets MachineSink
move it out of the compare block and into the store block, so it is
skipped when the comparison fails.

Co-authored-by: Claude Opus 5 <noreply at anthropic.com>
DeltaFile
+75-0llvm/test/CodeGen/SystemZ/dead-cc-defs.ll
+53-21llvm/lib/Target/SystemZ/SystemZISelLowering.cpp
+12-12llvm/test/CodeGen/SystemZ/cmpxchg-02.ll
+10-10llvm/test/CodeGen/SystemZ/cmpxchg-01.ll
+6-3llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp
+3-3llvm/test/CodeGen/SystemZ/atomicrmw-fadd-04.ll
+159-496 files

LLVM/project e1ada1d — llvm/include/llvm/CodeGen TargetLowering.h, llvm/lib/CodeGen/SelectionDAG TargetLowering.cpp

ARM: Use divmod type signatures from RuntimeLibcallsInfo

Start moving towards an API to emit calls from RuntimeLibcallsInfo's
knowledge about the type signature of a function instead of manually
computing an IR type from the EVT of the operation.

Also change the swap of arguments to be based on the libcall impl,
rather than the ABI since it's logically a property of the function
itself.

Co-authored-by: Claude (Claude-Opus-4.8) <noreply at anthropic.com>
DeltaFile
+85-27llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+38-41llvm/lib/Target/ARM/ARMISelLowering.cpp
+8-0llvm/include/llvm/CodeGen/TargetLowering.h
+131-683 files

LLVM/project c739cef — llvm/include/llvm/CodeGen TargetLowering.h, llvm/lib/CodeGen/SelectionDAG TargetLowering.cpp

ARM: Use divmod type signatures from RuntimeLibcallsInfo

Start moving towards an API to emit calls from RuntimeLibcallsInfo's
knowledge about the type signature of a function instead of manually
computing an IR type from the EVT of the operation.

Also change the swap of arguments to be based on the libcall impl,
rather than the ABI since it's logically a property of the function
itself.

Co-authored-by: Claude (Claude-Opus-4.8) <noreply at anthropic.com>
DeltaFile
+85-27llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+38-41llvm/lib/Target/ARM/ARMISelLowering.cpp
+9-0llvm/include/llvm/CodeGen/TargetLowering.h
+132-683 files

LLVM/project 57e112c — llvm/lib/IR RuntimeLibcalls.cpp, llvm/test/Transforms/Util/DeclareRuntimeLibcalls divmod.ll

RuntimeLibcalls: Describe register-returning divmod libcall ABIs (#217825)

Teach RuntimeLibcallsInfo::getFunctionTy about the ARM AEABI
(__aeabi_*divmod) and Windows (__rt_*div*) divmod signatures. Currently
the custom lowering to these calls hardcodes the call signature
information, but in the future this should be automatically handled.

Co-authored-by: Claude (Claude-Opus-4.8) <noreply at anthropic.com>
DeltaFile
+58-0llvm/lib/IR/RuntimeLibcalls.cpp
+26-0llvm/test/Transforms/Util/DeclareRuntimeLibcalls/divmod.ll
+84-02 files

OPNSense/plugins 69ada32 — net/frr/src/opnsense/mvc/app/views/OPNsense/Quagga ospf6.volt ospf.volt

net/frr: OSPF/OSPFv3 move tabs around to reflect natural configuration order
DeltaFile
+9-9net/frr/src/opnsense/mvc/app/views/OPNsense/Quagga/ospf.volt
+5-5net/frr/src/opnsense/mvc/app/views/OPNsense/Quagga/ospf6.volt
+14-142 files

OPNSense/plugins c448bec — net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms ospf.xml dialogEditOSPFInterface.xml, net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga OSPF.xml

net/frr: OSPF passive interface moves to correct spot, the interface configuration
DeltaFile
+72-0net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/Migrations/M1_1_6.php
+5-8net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/OSPF.xml
+11-0net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/dialogEditOSPFInterface.xml
+3-7net/frr/src/opnsense/service/templates/OPNsense/Quagga/Config/ospfd.conf
+0-6net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/ospf.xml
+91-215 files

FreeBSD/ports 533f2ad — shells/bash-completion-freebsd Makefile distinfo

shells/bash-completion-freebsd: Update to 1.6.1 (mdo completion)
DeltaFile
+3-3shells/bash-completion-freebsd/distinfo
+2-1shells/bash-completion-freebsd/Makefile
+5-42 files

HardenedBSD/ports 533f2ad — shells/bash-completion-freebsd Makefile distinfo

shells/bash-completion-freebsd: Update to 1.6.1 (mdo completion)
DeltaFile
+3-3shells/bash-completion-freebsd/distinfo
+2-1shells/bash-completion-freebsd/Makefile
+5-42 files

OPNSense/plugins 734833c — net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms dialogEditOSPF6Network.xml dialogEditOSPF6Interface.xml, net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga OSPF6.xml

net/frr: OSPFv6 area configuration becomes explicit and owned by area tab
DeltaFile
+19-5net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/OSPF6.xml
+7-3net/frr/src/opnsense/service/templates/OPNsense/Quagga/Config/ospf6d.conf
+2-2net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/dialogEditOSPF6Network.xml
+2-2net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/dialogEditOSPF6Interface.xml
+2-1net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/Migrations/M1_1_5.php
+32-135 files

OPNSense/plugins 1017ad4 — net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms dialogEditOSPFNetwork.xml dialogEditOSPFInterface.xml, net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga OSPF.xml

net/frr: OSPF area configuration becomes explicit and owned by area tab
DeltaFile
+65-0net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/Migrations/M1_1_5.php
+19-5net/frr/src/opnsense/mvc/app/models/OPNsense/Quagga/OSPF.xml
+9-3net/frr/src/opnsense/service/templates/OPNsense/Quagga/Config/ospfd.conf
+2-2net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/dialogEditOSPFNetwork.xml
+2-2net/frr/src/opnsense/mvc/app/controllers/OPNsense/Quagga/forms/dialogEditOSPFInterface.xml
+97-125 files

LLVM/project a063f88 — mlir/include/mlir/Transforms GreedyPatternRewriteDriver.h, mlir/lib/Transforms/Utils GreedyPatternRewriteDriver.cpp

[mlir] Avoid rewriting unreachable blocks in the greedy driver

A rewrite can disconnect a block after the iteration's initial CFG sweep.
Track reachability through rewriter notifications and skip worklist operations
in unreachable blocks until the next iteration removes them.

Cache reachability per region. Compare the final successors of changed blocks
after each rewrite, preserving the cache for successor-equivalent changes and
block merges that keep surviving blocks reachable. Recompute for other CFG
changes. This avoids repeated full CFG scans during branch canonicalization.

Single-block regions return before cache lookup or CFG traversal. In the same
Release build, canonicalizing 32,000 sibling single-block regions took 22.8 ms
versus 21.9 ms with the parent driver. With 16,000 regions containing folds,
the times were 35.7 ms and 34.3 ms, respectively. Nesting to 256 levels
showed no measurable difference.

On a synthetic CFG chain whose conditional branches have identical
successors, median CanonicalizerPass times with region simplification

    [8 lines not shown]
DeltaFile
+207-1mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp
+50-1mlir/test/lib/Dialect/Test/TestPatterns.cpp
+50-0mlir/test/Transforms/greedy-cfg-reachability.mlir
+41-0mlir/test/Transforms/canonicalize-dce.mlir
+18-2mlir/test/Transforms/test-strict-pattern-driver.mlir
+3-0mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h
+369-46 files

FreeBSD/ports bab19da — benchmarks/fio Makefile distinfo

benchmarks/fio: Update to 3.43
DeltaFile
+11-0benchmarks/fio/pkg-plist
+3-3benchmarks/fio/distinfo
+1-1benchmarks/fio/Makefile
+15-43 files

HardenedBSD/ports bab19da — benchmarks/fio Makefile distinfo

benchmarks/fio: Update to 3.43
DeltaFile
+11-0benchmarks/fio/pkg-plist
+3-3benchmarks/fio/distinfo
+1-1benchmarks/fio/Makefile
+15-43 files