FreeBSD/ports 65f0c24deskutils/qlipper Makefile distinfo

deskutils/qlipper: Update to 6.0.0

- Use QT6 support by default

Differential Revision:  <https://reviews.freebsd.org/D55465>
DeltaFile
+12-7deskutils/qlipper/Makefile
+3-3deskutils/qlipper/distinfo
+3-0deskutils/qlipper/pkg-plist
+18-103 files

FreeBSD/ports 9cc8f34devel/nextpnr-devel distinfo Makefile

devel/nextpnr-devel: Update to 2026-02-21
DeltaFile
+3-3devel/nextpnr-devel/distinfo
+2-3devel/nextpnr-devel/Makefile
+5-62 files

LLVM/project 3f742e9clang/lib/Driver/ToolChains SPIRV.cpp Clang.cpp, clang/test/Driver spirv-lto.c

[Clang][Driver][SPIRV] Support LTO through the llvm-lto tool (#182347)

There is no SPIR-V linker that supports LTO and a proposal to support
basic SPIR-V linking in `lld` was
[rejected](https://github.com/llvm/llvm-project/pull/178749), so support
a basic version of LTO just by calling `llvm-lto` directly from the
SPIR-V Toolchain. `-Xlinker` can be used to specify flags to `llvm-lto`.

This should be enough for our use case.

There is also the `llvm-lto2` tool, but that requires a list of symbol
resolutions in the command line, and we can't compute that in the
driver.

---------

Signed-off-by: Nick Sarnie <nick.sarnie at intel.com>
DeltaFile
+35-0clang/test/Driver/spirv-lto.c
+21-7clang/lib/Driver/ToolChains/SPIRV.cpp
+4-2clang/lib/Driver/ToolChains/Clang.cpp
+60-93 files

FreeNAS/freenas 7b23263tests/api2 test_300_nfs.py test_200_ftp.py

test
DeltaFile
+0-2,224tests/api2/test_300_nfs.py
+0-1,411tests/api2/test_200_ftp.py
+0-936tests/api2/test_345_acl_nfs4.py
+0-700tests/api2/test_011_user.py
+0-565tests/api2/test_audit_websocket.py
+0-495tests/api2/test_440_snmp.py
+0-6,331243 files not shown
+0-31,085249 files

FreeBSD/ports 9fe32c3www/freenginx-devel distinfo Makefile.extmod, www/freenginx-devel/files extra-patch-passenger-disable-telemetry extra-patch-passenger-Configuration.c

www/freenginx-devel: third-party module management (+)

- update passenger to 6.1.2

Bump PORTREVISION.

Sponsored by:   tipi.work
DeltaFile
+3-3www/freenginx-devel/distinfo
+2-2www/freenginx-devel/files/extra-patch-passenger-disable-telemetry
+2-2www/freenginx-devel/files/extra-patch-passenger-Configuration.c
+2-2www/freenginx-devel/files/extra-patch-passenger-build-nginx.rb
+1-1www/freenginx-devel/Makefile.extmod
+1-0www/freenginx-devel/Makefile
+11-106 files

FreeBSD/src b0476eesecure/lib/libcrypto/man/man3 Makefile

OpenSSL: install EVP_CIPHER_CTX_get_app_data.3 once

A separate EVP_CIPHER_CTX_get_app_data.3 was added in the OpenSSL 3.5.5
import, but the link to EVP_EncryptInit.3 was still being installed
which stomped on the file and created inconsistent entries in the METALOG.

Reviewed by:    emaste
Found by:       package_check script in Cirrus-CI
Fixes:          1731fc70f734 ("OpenSSL: update vendor sources to match 3.5.5 content")
Sponsored by:   Innovate UK
Differential Revision:  https://reviews.freebsd.org/D55332

(cherry picked from commit c4130a8a84e1ce0fc9c05d2b48f83e66ade302aa)
DeltaFile
+0-1secure/lib/libcrypto/man/man3/Makefile
+0-11 files

LLVM/project 202800fllvm/test/CodeGen/AMDGPU flat-scratch.ll target-cpu.ll, llvm/test/CodeGen/AMDGPU/GlobalISel flat-scratch.ll

[AMDGPU] Remove `FeaturePromoteAlloca`
DeltaFile
+14-14llvm/test/CodeGen/AMDGPU/flat-scratch.ll
+10-10llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll
+1-16llvm/test/CodeGen/AMDGPU/target-cpu.ll
+7-7llvm/test/CodeGen/AMDGPU/amdgpu.private-memory.ll
+6-6llvm/test/CodeGen/AMDGPU/amdgcn.private-memory.ll
+5-5llvm/test/CodeGen/AMDGPU/indirect-private-64.ll
+43-5823 files not shown
+91-11829 files

LLVM/project 5a756c8llvm/lib/Target/AMDGPU SIInsertWaitcnts.cpp GCNHazardRecognizer.cpp, llvm/lib/Target/AMDGPU/Utils AMDGPUBaseInfo.cpp AMDGPUBaseInfo.h

[AMDGPU][SIInsertWaitcnts][NFC] Make Waitcnt members private (#180772)

This patch makes Waitcnt member variables private and replaces their
accesses with calls to set() or get(). This will help us change the
implementation to an a array in the followup patch.
DeltaFile
+115-99llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
+19-16llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
+2-1llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h
+1-1llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
+137-1174 files

LLVM/project b3f3b57lldb/include/lldb/Symbol SymbolContext.h, lldb/source/Core Module.cpp

[lldb] Speed up SymbolContextList::AppendIfUnique (#181952)

d7fb086668dff68 changed some calls from SymbolContextList::Append to
SymbolContextList::AppendIfUnique. This has unfortunately caused a huge
slow down in operations involving a large amount of symbol contexts (for
example, trying to autocomplete from an empty input "b <TAB>" will add
every function to the list), since AppendIfUnique scans the entire
symbol context list. Speed this up by adding a hash set to quickly
answer whether a symbol context is on the list or not.

This takes the time from running "b <TAB>" when debugging yaml2obj on my
machine from 600 seconds down to 13, which is about the same as before
d7fb086668dff68.

Note that AppendIfUnique has a logic error, which has been present since
its introduction. This has to do with the behavior controlled by
"merge_symbol_into_function", which will try to merge symbols with
symbol context containing the equivalent function to that symbol.


    [23 lines not shown]
DeltaFile
+75-11lldb/include/lldb/Symbol/SymbolContext.h
+22-27lldb/source/Symbol/SymbolContext.cpp
+1-1lldb/source/Core/Module.cpp
+98-393 files

LLVM/project 5edbaf9lldb/source/API liblldb-private.exports

[lldb] Export *all* private symbols when using LLDB_EXPORT_ALL_SYMBOLS (#182634)

Export *all* private symbols, from both LLDB and LLVM. The motivation
for this is to be able to create dynamically linked LLDB plugins. These
plugins cannot link any LLDB or LLVM code statically as that results in
duplicated symbols, and instead have to use the ones from libLLDB.
DeltaFile
+4-0lldb/source/API/liblldb-private.exports
+4-01 files

LLVM/project 66e4eabllvm/lib/Target/AMDGPU SIInsertWaitcnts.cpp

Revert "[AMDGPU][SIInsertWaitcnts][NFC] Move instr events code into separate …"

This reverts commit bad9e4a84972056a17fc6803cab3674405a6d3f6.
DeltaFile
+68-63llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
+68-631 files

LLVM/project e1acef5llvm/test/CodeGen/AMDGPU packed-fp32.ll bf16.ll, llvm/test/CodeGen/AMDGPU/GlobalISel mul.ll

[AMDGPU] Update gfx1251 sched model to latest table
DeltaFile
+101-100llvm/test/CodeGen/AMDGPU/packed-fp32.ll
+73-75llvm/test/CodeGen/AMDGPU/bf16.ll
+54-52llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll
+28-31llvm/test/CodeGen/AMDGPU/reassoc-mul-add-1-to-mad.ll
+20-19llvm/test/CodeGen/AMDGPU/global-load-xcnt.ll
+16-16llvm/test/CodeGen/AMDGPU/calling-conventions.ll
+292-2934 files not shown
+330-33110 files

LLVM/project effb521clang-tools-extra/clang-doc MDGenerator.cpp Serialize.cpp, clang-tools-extra/clang-doc/assets enum-template.mustache

[clang-doc] Display enum type along with enum name in HTML view (#181347)

Displays enum type along with name.

For named variables
Previous output : enum XYZ
Current output : enum XYZ : unsigned int

For unnamed variables
Previous output : enum
Current output : enum : unsigned int

Fixes #166652
DeltaFile
+281-104clang-tools-extra/test/clang-doc/enum.cpp
+7-4clang-tools-extra/clang-doc/MDGenerator.cpp
+2-2clang-tools-extra/clang-doc/Serialize.cpp
+1-1clang-tools-extra/clang-doc/assets/enum-template.mustache
+291-1114 files

FreeBSD/ports 904bbdawww/cinny pkg-plist distinfo

www/cinny: Update to 4.10.5
DeltaFile
+9-9www/cinny/pkg-plist
+3-3www/cinny/distinfo
+1-1www/cinny/Makefile
+13-133 files

LLVM/project bad9e4allvm/lib/Target/AMDGPU SIInsertWaitcnts.cpp

[AMDGPU][SIInsertWaitcnts][NFC] Move instr events code into separate function (#180864)

This patch moves the code that finds which events correspond to an
instruction into a separate `getEventsFor(MachineInstr)` function.
DeltaFile
+63-68llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
+63-681 files

LLVM/project aa3489fllvm/lib/Target/AMDGPU AMDGPULanePackedABI.cpp AMDGPULanePackedABI.h, llvm/test/CodeGen/AMDGPU inreg-vgpr-lane-packing.ll

[AMDGPU] Pack overflow inreg args into VGPR lanes

When inreg function arguments overflow the available SGPRs, pack multiple values
into lanes of a single VGPR using writelane/readlane instead of consuming one
VGPR per overflow argument.

The feature is behind a flag (default off) and currently only supports the
SelectionDAG path.

Known issue: if the register allocator does not coalesce the COPY between the
writelane chain and the physical call argument register, the resulting v_mov_b32
is EXEC-dependent and will not transfer inactive lanes. This is correct when
EXEC is all-ones (the common case at call sites) but would be incorrect inside
divergent control flow.
DeltaFile
+282-0llvm/test/CodeGen/AMDGPU/inreg-vgpr-lane-packing.ll
+152-0llvm/lib/Target/AMDGPU/AMDGPULanePackedABI.cpp
+54-0llvm/lib/Target/AMDGPU/AMDGPULanePackedABI.h
+51-3llvm/lib/Target/AMDGPU/SIISelLowering.cpp
+1-0llvm/lib/Target/AMDGPU/CMakeLists.txt
+540-35 files

LLVM/project 03b70cbllvm/lib/Transforms/InstCombine InstCombineCompares.cpp, llvm/test/Transforms/InstCombine icmp-vector-bitwise-reductions.ll

[InstCombine] Restrict foldICmpOfVectorReduce to one-use (#182833)

Follow up on 279b3dbe ([InstCombine] Fold icmp (vreduce_(or|and) %x),
(0|-1), #182684) to fix a regression by restricting the fold to one-use.

Regression: https://godbolt.org/z/f38b169MM
DeltaFile
+30-0llvm/test/Transforms/InstCombine/icmp-vector-bitwise-reductions.ll
+4-2llvm/lib/Transforms/InstCombine/InstCombineCompares.cpp
+34-22 files

LLVM/project 3b9c27dlibc/shared/math bf16addl.h, libc/src/__support/math bf16addl.h CMakeLists.txt

[libc][math] Refactor bf16addl implementation to header-only in src/__support/math folder. (#182561)

Resolves https://github.com/llvm/llvm-project/issues/181019
Part of https://github.com/llvm/llvm-project/issues/147386
DeltaFile
+26-0libc/src/__support/math/bf16addl.h
+23-0libc/shared/math/bf16addl.h
+15-0utils/bazel/llvm-project-overlay/libc/BUILD.bazel
+11-1libc/src/__support/math/CMakeLists.txt
+2-5libc/src/math/generic/bf16addl.cpp
+1-5libc/src/math/generic/CMakeLists.txt
+78-113 files not shown
+82-129 files

LLVM/project 094a68bllvm/lib/Target/AMDGPU/MCTargetDesc AMDGPUInstPrinter.cpp, llvm/lib/Target/AMDGPU/Utils AMDGPUBaseInfo.cpp

Use AMDGPU:: for generation check
DeltaFile
+1-1llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp
+1-1llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
+2-22 files

FreeNAS/freenas 2ced671src/middlewared/middlewared/plugins/zfs dataset_encryption.py

doc, catch ValueErrors
DeltaFile
+45-9src/middlewared/middlewared/plugins/zfs/dataset_encryption.py
+45-91 files

LLVM/project bf97ff0llvm/cmake/modules HandleLLVMOptions.cmake

[CMake] Disable PCH when LLVM_ENABLE_MODULES is set (#182914)

DeltaFile
+5-0llvm/cmake/modules/HandleLLVMOptions.cmake
+5-01 files

LLVM/project b19a0e0libc/shared/math getpayloadf16.h getpayloadf128.h, libc/src/__support/math CMakeLists.txt getpayloadf128.h

[libc][math] Refactor getpayload family functions to header-only (#181824)

Refactors the payload_functions math family to be header-only.

part of: https://github.com/llvm/llvm-project/issues/181823

Target Functions:
  - getpayload
  - getpayloadbf16
  - getpayloadf
  - getpayloadf128
  - getpayloadf16
DeltaFile
+87-5utils/bazel/llvm-project-overlay/libc/BUILD.bazel
+57-0libc/src/__support/math/CMakeLists.txt
+32-0libc/src/__support/math/getpayloadf128.h
+32-0libc/src/__support/math/getpayloadf16.h
+28-0libc/shared/math/getpayloadf16.h
+28-0libc/shared/math/getpayloadf128.h
+264-518 files not shown
+502-4224 files

Linux/linux 7dff99bdrivers/char random.c, kernel/configs debug.config

Remove WARN_ALL_UNSEEDED_RANDOM kernel config option

This config option goes way back - it used to be an internal debug
option to random.c (at that point called DEBUG_RANDOM_BOOT), then was
renamed and exposed as a config option as CONFIG_WARN_UNSEEDED_RANDOM,
and then further renamed to the current CONFIG_WARN_ALL_UNSEEDED_RANDOM.

It was all done with the best of intentions: the more limited
rate-limited reports were reporting some cases, but if you wanted to see
all the gory details, you'd enable this "ALL" option.

However, it turns out - perhaps not surprisingly - that when people
don't care about and fix the first rate-limited cases, they most
certainly don't care about any others either, and so warning about all
of them isn't actually helping anything.

And the non-ratelimited reporting causes problems, where well-meaning
people enable debug options, but the excessive flood of messages that
nobody cares about will hide actual real information when things go

    [24 lines not shown]
DeltaFile
+0-27lib/Kconfig.debug
+1-11drivers/char/random.c
+0-1kernel/configs/debug.config
+1-393 files

FreeNAS/freenas 04c86e5src/middlewared/middlewared/api/v26_0_0 webui_main_dashboard.py, src/middlewared/middlewared/plugins/update_ trains.py

Remove codenames
DeltaFile
+4-2src/middlewared/middlewared/api/v26_0_0/webui_main_dashboard.py
+1-1src/middlewared/middlewared/pytest/unit/plugins/update/test_status.py
+0-2src/middlewared/middlewared/utils/__init__.py
+0-1src/middlewared/middlewared/plugins/update_/trains.py
+0-1src/middlewared/middlewared/plugins/webui/main_dashboard.py
+5-75 files

LLVM/project d304980clang/test/CodeGenHLSL matrix-member-zero-based-accessor-scalar-store.hlsl matrix-member-one-based-accessor-scalar-store.hlsl, llvm/test/CodeGen/AArch64 machine-outliner-bundle-debuginfo.mir

fix

Created using spr 1.3.7
DeltaFile
+0-185llvm/test/Transforms/InstCombine/AMDGPU/tensor-load-store-lds.ll
+113-0llvm/test/CodeGen/AArch64/machine-outliner-bundle-debuginfo.mir
+31-79clang/test/CodeGenHLSL/matrix-member-zero-based-accessor-scalar-store.hlsl
+31-79clang/test/CodeGenHLSL/matrix-member-one-based-accessor-scalar-store.hlsl
+49-33llvm/test/CodeGen/AMDGPU/llvm.amdgcn.tensor.load.store.ll
+32-48clang/test/CodeGenHLSL/matrix-member-one-based-accessor-scalar-load.hlsl
+256-42436 files not shown
+779-78642 files

LLVM/project 3236cdaclang/test/CodeGenHLSL matrix-member-one-based-accessor-scalar-store.hlsl matrix-member-zero-based-accessor-scalar-store.hlsl, llvm/test/CodeGen/AArch64 machine-outliner-bundle-debuginfo.mir

[𝘀𝗽𝗿] changes introduced through rebase

Created using spr 1.3.7

[skip ci]
DeltaFile
+0-185llvm/test/Transforms/InstCombine/AMDGPU/tensor-load-store-lds.ll
+113-0llvm/test/CodeGen/AArch64/machine-outliner-bundle-debuginfo.mir
+31-79clang/test/CodeGenHLSL/matrix-member-one-based-accessor-scalar-store.hlsl
+31-79clang/test/CodeGenHLSL/matrix-member-zero-based-accessor-scalar-store.hlsl
+49-33llvm/test/CodeGen/AMDGPU/llvm.amdgcn.tensor.load.store.ll
+32-48clang/test/CodeGenHLSL/matrix-member-one-based-accessor-scalar-load.hlsl
+256-42435 files not shown
+778-78541 files

OPNSense/core 80d4a70src/etc/inc console.inc config.inc, src/opnsense/mvc/app/models/OPNsense/Core InitialSetup.php

dnsmasq: fix DHCP range delete in wizard and related changes #9653

Add config_merge_array() to be able to place settings in the configuration
since push will not overwrite keys and is used for very specific purposes.
DeltaFile
+8-10src/etc/inc/console.inc
+10-0src/etc/inc/config.inc
+5-4src/opnsense/mvc/app/models/OPNsense/Core/InitialSetup.php
+3-5src/opnsense/scripts/shell/setaddr.php
+26-194 files

LLVM/project 4ffa619llvm/lib/SandboxIR Region.cpp, llvm/unittests/SandboxIR RegionTest.cpp

Revert "[SandboxIR][Region] Replace exit() with reportFatalUsageError() (#182134)"

This reverts commit 055b1efc1fe34106a8dc00a667708d5619077206.
DeltaFile
+1-1llvm/lib/SandboxIR/Region.cpp
+0-2llvm/unittests/SandboxIR/RegionTest.cpp
+1-32 files

LLVM/project 5bccf34libc/shared/math bf16fmaf128.h, libc/src/__support/math bf16fmaf128.h CMakeLists.txt

[libc][math] Refactor `bf16fmaf128` to header-only (#182009)

Close #181627
DeltaFile
+32-0libc/src/__support/math/bf16fmaf128.h
+28-0libc/shared/math/bf16fmaf128.h
+16-0utils/bazel/llvm-project-overlay/libc/BUILD.bazel
+10-0libc/src/__support/math/CMakeLists.txt
+2-5libc/src/math/generic/bf16fmaf128.cpp
+1-5libc/src/math/generic/CMakeLists.txt
+89-103 files not shown
+94-109 files

LLVM/project 8eea160clang/test/Sema attr-overflow-behavior-format-strings.c attr-overflow-behavior-templates.cpp

[Clang][NFC] Don't redefine __trap macro in tests for PowerPC (#182898)

These `OverflowBehaviorType` tests were failing due to PowerPC already
defining a __trap macro.

We can just remove the __wrap and __trap macros as they are unused in these tests.

Signed-off-by: Justin Stitt <justinstitt at google.com>
DeltaFile
+0-3clang/test/Sema/attr-overflow-behavior-format-strings.c
+0-3clang/test/Sema/attr-overflow-behavior-templates.cpp
+0-3clang/test/Sema/attr-overflow-behavior.c
+0-3clang/test/Sema/attr-overflow-behavior.cpp
+0-124 files