LLVM/project b0e72b7clang CMakeLists.txt, clang/utils/perf-training lit.site.cfg.in

[clang][cmake] Move perf-training out of CLANG_INCLUDE_TESTS (#192163)

perf-training defines the generate-profdata target used by the PGO
bootstrap build.
However, it is currently enabled only when CLANG_INCLUDE_TESTS=ON.
For distribution builds such as Yocto/OE, tests are usually disabled by
setting this to OFF.

But perf-training is a PGO utility, not a test target, and it is
currently gated by that block.
As a result, generate-profdata is unavailable to the PGO bootstrap build
when
CLANG_INCLUDE_TESTS=OFF.

Move perf-training out of the CLANG_INCLUDE_TESTS block.

This is safe because utils/perf-training/CMakeLists.txt adds targets
only when
LLVM_BUILD_INSTRUMENTED or CLANG_BOLT is enabled, so moving it out does

    [9 lines not shown]
DeltaFile
+2-1clang/CMakeLists.txt
+1-1clang/utils/perf-training/lit.site.cfg.in
+3-22 files

LLVM/project fc81d3fllvm/docs AMDGPUUsage.rst, llvm/test/CodeGen/AMDGPU memory-legalizer-non-volatile.ll memory-legalizer-non-volatile.mir

Restack + comments
DeltaFile
+2-14llvm/docs/AMDGPUUsage.rst
+4-4llvm/test/CodeGen/AMDGPU/memory-legalizer-non-volatile.ll
+1-1llvm/test/CodeGen/AMDGPU/memory-legalizer-non-volatile.mir
+7-193 files

LLVM/project 0b44e8allvm/docs AMDGPUUsage.rst, llvm/lib/Target/AMDGPU SIMemoryLegalizer.cpp SIInstrInfo.h

[AMDGPU][SIMemoryLegalizer] Consider scratch operations as NV=1 if GAS is disabled

- Clarify that `thread-private` MMO flag is still useful.
- If GAS is not enabled (which is the default as of last patch), consider an op as `NV=1` if it's a `scratch_` opcode, or if the MMO is in the private AS.
- Add tests for the new cases.
- Update AMDGPUUsage GFX12.5 memory model
DeltaFile
+181-0llvm/test/CodeGen/AMDGPU/memory-legalizer-non-volatile.mir
+75-36llvm/test/CodeGen/AMDGPU/memory-legalizer-non-volatile.ll
+13-6llvm/docs/AMDGPUUsage.rst
+14-3llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp
+3-1llvm/lib/Target/AMDGPU/SIInstrInfo.h
+286-465 files

LLVM/project da7b50dllvm/test/CodeGen/AMDGPU memory-legalizer-non-volatile.mir

Fix MIR test
DeltaFile
+3-3llvm/test/CodeGen/AMDGPU/memory-legalizer-non-volatile.mir
+3-31 files

LLVM/project 426eba9llvm/test/CodeGen/AMDGPU memory-legalizer-private-singlethread.ll memory-legalizer-private-wavefront.ll

Rebase
DeltaFile
+1,994-950llvm/test/CodeGen/AMDGPU/memory-legalizer-private-singlethread.ll
+1,994-950llvm/test/CodeGen/AMDGPU/memory-legalizer-private-wavefront.ll
+1,994-950llvm/test/CodeGen/AMDGPU/memory-legalizer-private-workgroup.ll
+1,971-939llvm/test/CodeGen/AMDGPU/memory-legalizer-private-agent.ll
+1,971-939llvm/test/CodeGen/AMDGPU/memory-legalizer-private-cluster.ll
+1,879-899llvm/test/CodeGen/AMDGPU/memory-legalizer-private-system.ll
+11,803-5,6276 files

LLVM/project 1ce427bllvm/docs AMDGPUUsage.rst, llvm/lib/Target/AMDGPU GCNSubtarget.cpp AMDGPU.td

Comments
DeltaFile
+74-64llvm/docs/AMDGPUUsage.rst
+9-0llvm/lib/Target/AMDGPU/GCNSubtarget.cpp
+1-7llvm/lib/Target/AMDGPU/AMDGPU.td
+1-4llvm/lib/Target/AMDGPU/GCNSubtarget.h
+1-1llvm/test/CodeGen/AMDGPU/memory-legalizer-private-agent.ll
+1-1llvm/test/CodeGen/AMDGPU/memory-legalizer-private-cluster.ll
+87-778 files not shown
+95-8514 files

LLVM/project a006b8cllvm/test/CodeGen/AMDGPU memory-legalizer-private-agent.ll memory-legalizer-private-system.ll

[AMDGPU] Make globally-addressable-scratch opt-in

This feature is meant to be opt-in for more advanced users, not default-enabled.
It may reduce performance otherwise as we can't assume private AS is thread-local
when it is enabled.

- Add `HasGloballyAddressableScratchSupport` feature to check if a target's scratch
  addressing is changed due to support for globally addressable scratch.
- Use `EnableGloballyAddressableScratch` to check whether the user opted into
  globally addressable scratch. This affects whether to lower scratch atomics as flat,
  and in the future will affect whether NV=1 can be set on scratch accesses.
DeltaFile
+4,816-4,142llvm/test/CodeGen/AMDGPU/memory-legalizer-private-agent.ll
+4,584-3,938llvm/test/CodeGen/AMDGPU/memory-legalizer-private-system.ll
+4,595-3,921llvm/test/CodeGen/AMDGPU/memory-legalizer-private-cluster.ll
+4,564-3,881llvm/test/CodeGen/AMDGPU/memory-legalizer-private-workgroup.ll
+4,412-3,729llvm/test/CodeGen/AMDGPU/memory-legalizer-private-wavefront.ll
+4,412-3,729llvm/test/CodeGen/AMDGPU/memory-legalizer-private-singlethread.ll
+27,383-23,34013 files not shown
+27,647-23,49719 files

LLVM/project f1b20c7llvm/docs AMDGPUUsage.rst, llvm/include/llvm/Support AMDGPUAddrSpace.h

Fix docs
DeltaFile
+2-2llvm/docs/AMDGPUUsage.rst
+1-1llvm/include/llvm/Support/AMDGPUAddrSpace.h
+3-32 files

FreeBSD/src a13800esys/dev/sound/pci/hda hdaa_patches.c hdac.h

snd_hda: Patch Dell WYSE 7040

https://forums.freebsd.org/threads/dell-wyse-7040-thin-client-intel-i5-6500te-built-in-sound-alc255-mini-how-to.102656/

Reported by:    razif (on the forum)
Sponsored by:   The FreeBSD Foundation
MFC after:      1 week

(cherry picked from commit c6cefcbbbb3fd5bbe9e0c36c8c553364d444e2d8)
DeltaFile
+9-0sys/dev/sound/pci/hda/hdaa_patches.c
+1-0sys/dev/sound/pci/hda/hdac.h
+10-02 files

OPNSense/ports acddc05net/rsync distinfo Makefile

net/rsync: sync with upstream

Taken from: FreeBSD
DeltaFile
+3-3net/rsync/distinfo
+1-1net/rsync/Makefile
+4-42 files

OPNSense/ports d5b87a4www/nginx distinfo Makefile

www/nginx: sync with upstream

Taken from: FreeBSD
DeltaFile
+7-9www/nginx/distinfo
+7-2www/nginx/Makefile
+4-3www/nginx/Makefile.extmod
+1-1www/nginx/version.mk
+19-154 files

OPNSense/ports f57a276opnsense/update distinfo Makefile

opnsense/update: new base/kernel
DeltaFile
+3-3opnsense/update/distinfo
+1-2opnsense/update/Makefile
+4-52 files

FreeBSD/src 1cef7e9. ObsoleteFiles.inc

ObsoleteFiles: Add some ancient locale symlinks

These were dropped in 2021 but were never listed in ObsoleteFiles.inc,
so systems that have been upgraded from source since before that date
(or from 13.x) may still have them.

PR:             295668
MFC after:      1 week
Fixes:          0a36787e4c1f ("locales: separate unicode from other locales")
Reviewed by:    bapt
Differential Revision:  https://reviews.freebsd.org/D57331
DeltaFile
+7-0ObsoleteFiles.inc
+7-01 files

LLVM/project 7518fbcllvm/utils/TableGen/Common/GlobalISel/MatchTable Matchers.h

Undo typo
DeltaFile
+1-1llvm/utils/TableGen/Common/GlobalISel/MatchTable/Matchers.h
+1-11 files

LLVM/project 0a62934llvm/lib/Transforms/Scalar LoopInterchange.cpp, llvm/test/Transforms/LoopInterchange non-phi-uses-lcssa-phi.ll

[LoopInterchange] Fix assertion failure when LCSSA PHI is used by non-PHI
DeltaFile
+72-0llvm/test/Transforms/LoopInterchange/non-phi-uses-lcssa-phi.ll
+4-2llvm/lib/Transforms/Scalar/LoopInterchange.cpp
+76-22 files

OpenBSD/src WOa44WHusr.sbin/bgpd rde_attr.c rde.c

   Reimplement aspath_merge() in a more cynical fashion

   Mergin AS4_PATH into ASPATH can be done a bit simpler by using the fact
   that AS4_PATH must be a subset of ASPATH. The resulting path has the same
   size and layout as the ASPATH. bgpd inflates the 2-byte ASPATH to 4-byte
   representation early on so this simplifies the merge.

   When mering the path be strict and any difference in the two paths triggers
   a treat-as-withdraw error. Something is off so refuse to work with this path.
   This is harsher than RFC 6793 but the concerns then no longer matter.

   Use ibuf for all the buffers to have memory safety during this merge operation.

   OK tb@
VersionDeltaFile
1.147+126-106usr.sbin/bgpd/rde_attr.c
1.706+6-2usr.sbin/bgpd/rde.c
1.353+2-2usr.sbin/bgpd/rde.h
+134-1103 files

LLVM/project 0a758f9llvm/lib/Transforms/Scalar GVN.cpp, llvm/test/Transforms/GVN vscale.ll

[GVN] MemorySSA for GVN: eliminate redundant loads via MemorySSA (#152859)

Introduce the main algorithm performing redundant load elimination via
MemorySSA in GVN. The entry point is `findReachingValuesForLoad`, which,
given as input a possibly redundant load `L`, it attempts to provide as
output a set of reaching memory values (`ReachingMemVal`), i.e., which
values (defs or equivalent reads) can reach `L` along at least one path
where that memory location is not modified meanwhile (if non-local, PRE
will establish whether the load may be eliminated).

Specifically, a reaching value may be of the following descriptor kind
(`DepKind`):
* Def: found a new instruction that produces exactly the bits the load
would read. For example, a must-alias store (which defines the load
memory location), or a must-alias read (exactly reads the same memory
location, found, e.g., after a phi-translation fixup);
* Clobber: found a write that clobbers a superset of the bits the load
would read. For example, a memset call over a memory region, whose value
read overlaps such a region (and may be forwarded to the load), or a

    [20 lines not shown]
DeltaFile
+516-1,543llvm/test/Transforms/GVN/PRE/rle.ll
+380-749llvm/test/Transforms/GVN/PRE/pre-load.ll
+651-44llvm/lib/Transforms/Scalar/GVN.cpp
+141-313llvm/test/Transforms/GVN/vscale.ll
+92-176llvm/test/Transforms/GVN/PRE/pre-load-dbg.ll
+70-128llvm/test/Transforms/GVN/PRE/phi-translate-2.ll
+1,850-2,95320 files not shown
+2,372-3,77826 files

LLVM/project 83cff25llvm/test/CodeGen/AMDGPU amdgcn.bitcast.1024bit.ll accvgpr-spill-scc-clobber.mir, llvm/test/CodeGen/AMDGPU/GlobalISel legalize-load-global.mir

Merge branch 'main' into users/jofrn/split-vec-atomic-store
DeltaFile
+12,982-11,930llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+10,469-10llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir
+8,268-12llvm/test/CodeGen/AMDGPU/accvgpr-spill-scc-clobber.mir
+2,674-2,698llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+2,501-2,502llvm/test/CodeGen/AMDGPU/gfx-callable-argument-types.ll
+2,422-2,449llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.960bit.ll
+39,316-19,6016,192 files not shown
+317,687-161,1836,198 files

OpenBSD/src bRY62ISusr.bin/tmux layout-set.c screen-redraw.c

   Move the PANE_FLOATING flag into the layout cell and add an accessor.
   From Dane Jensen.
VersionDeltaFile
1.36+14-14usr.bin/tmux/layout-set.c
1.131+14-14usr.bin/tmux/screen-redraw.c
1.328+18-9usr.bin/tmux/window.c
1.48+6-6usr.bin/tmux/cmd-swap-pane.c
1.1332+7-2usr.bin/tmux/tmux.h
1.461+4-4usr.bin/tmux/server-client.c
+63-498 files not shown
+83-6614 files

FreeBSD/ports 411e544devel/lazygit distinfo Makefile

devel/lazygit: Update to 0.62.1

Changes:        https://github.com/jesseduffield/lazygit/releases/tag/v0.62.1
Changes:        https://github.com/jesseduffield/lazygit/releases/tag/v0.62.0
DeltaFile
+5-5devel/lazygit/distinfo
+1-2devel/lazygit/Makefile
+6-72 files

OPNSense/core 14b3267. plist, src/opnsense/mvc/app/controllers/OPNsense/Firewall SourceNatController.php

Firewall: NAT: Reflect Outbound NAT mode into a volatile snat_mode field and show it in the new SNAT view
DeltaFile
+49-0src/opnsense/mvc/app/models/OPNsense/Firewall/FieldTypes/SNatModeField.php
+12-0src/opnsense/mvc/app/models/OPNsense/Firewall/Filter.xml
+7-1src/opnsense/mvc/app/views/OPNsense/Firewall/nat_rule.volt
+8-0src/opnsense/mvc/app/controllers/OPNsense/Firewall/forms/dialogSNatMode.xml
+2-0plist
+1-0src/opnsense/mvc/app/controllers/OPNsense/Firewall/SourceNatController.php
+79-16 files

LLVM/project e174a52clang/lib/AST/ByteCode Compiler.cpp, clang/test/AST/ByteCode cxx20.cpp

[clang][bytecode] Reject invalid UETT_OpenMPRequiredSimdAlign nodes (#200997)
DeltaFile
+5-0clang/test/AST/ByteCode/cxx20.cpp
+2-0clang/lib/AST/ByteCode/Compiler.cpp
+7-02 files

FreeBSD/ports 70d172amisc/codex distinfo Makefile.crates

misc/codex: Update to 0.136.0

Changelog: https://github.com/openai/codex/releases/tag/rust-v0.136.0

Reported by:    GitHub (watch releases)
DeltaFile
+25-7misc/codex/distinfo
+11-2misc/codex/Makefile.crates
+1-1misc/codex/Makefile
+37-103 files

LLVM/project 1f8e52allvm/lib/Target/AMDGPU GCNSubtarget.h AMDGPULegalizerInfo.cpp

[AMDGPU][NFC] Use generated hasMinMaxI64Insts subtarget feature query

Replace the custom GCNSubtarget::hasIntMinMax64 helper with
the generated hasMinMaxI64Insts from AMDGPUSubtargetFeature.
DeltaFile
+0-3llvm/lib/Target/AMDGPU/GCNSubtarget.h
+1-1llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
+1-1llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
+1-1llvm/lib/Target/AMDGPU/SIISelLowering.cpp
+3-64 files

LLVM/project 9c63a7ellvm/lib/Target/SPIRV SPIRVBuiltins.cpp, llvm/test/CodeGen/SPIRV/transcoding/OpenCL convert_functions.ll

[SPIR-V] Fix inverted signed/unsigned opcode for int-to-int convert builtins (#200791)
DeltaFile
+10-1llvm/test/CodeGen/SPIRV/transcoding/OpenCL/convert_functions.ll
+2-2llvm/lib/Target/SPIRV/SPIRVBuiltins.cpp
+12-32 files

LLVM/project a6a5bfcllvm/lib/Transforms/Scalar LoopInterchange.cpp, llvm/test/Transforms/LoopInterchange memory-attr.ll

[LoopInterchange] Prevent interchange when memory-accessing calls exist (#200828)

Previously loop-interchange can be applied even though the loop has call
instructions which may access the memory. The root cause of this problem
is that the implementation didn't match the comment, like below:

```cpp
        // readnone functions do not prevent interchanging.
        if (CI->onlyWritesMemory() || isa<PseudoProbeInst>(CI))
          continue;
```

However, I think ensuring `readnone` is insufficient in the first place,
because the LLVM Language Reference states about `readnone` as follows:

```
This attribute indicates that the function does not dereference that pointer argument, even though it may read or write the memory that the pointer points to if accessed through other pointers.
```


    [6 lines not shown]
DeltaFile
+7-19llvm/test/Transforms/LoopInterchange/memory-attr.ll
+2-2llvm/lib/Transforms/Scalar/LoopInterchange.cpp
+9-212 files

FreeBSD/ports 3cd0bc8devel Makefile, devel/p5-Device-Modbus Makefile pkg-plist

devel/p5-Device-Modbus: add new ports.

PR:             295770
DeltaFile
+20-0devel/p5-Device-Modbus/Makefile
+13-0devel/p5-Device-Modbus/pkg-plist
+3-0devel/p5-Device-Modbus/distinfo
+1-0devel/p5-Device-Modbus/pkg-descr
+1-0devel/Makefile
+38-05 files

LLVM/project 14b6c2cclang/include/clang/Analysis/Analyses/LifetimeSafety Origins.h, clang/lib/Analysis/LifetimeSafety Origins.cpp

merge two pre-scans
DeltaFile
+24-44clang/lib/Analysis/LifetimeSafety/Origins.cpp
+7-8clang/include/clang/Analysis/Analyses/LifetimeSafety/Origins.h
+31-522 files

LLVM/project 7470a32clang/include/clang/Analysis/Analyses/LifetimeSafety Origins.h, clang/lib/Analysis/LifetimeSafety Origins.cpp FactsGenerator.cpp

only track origins for accessed fields
DeltaFile
+37-2clang/lib/Analysis/LifetimeSafety/Origins.cpp
+11-0clang/include/clang/Analysis/Analyses/LifetimeSafety/Origins.h
+4-3clang/lib/Analysis/LifetimeSafety/FactsGenerator.cpp
+52-53 files

LLVM/project 0648d5fclang/include/clang/Analysis/Analyses/LifetimeSafety Origins.h, clang/lib/Analysis/LifetimeSafety FactsGenerator.cpp Origins.cpp

[LifetimeSafety] Track per-field origins for record types
DeltaFile
+315-5clang/test/Sema/warn-lifetime-safety.cpp
+82-43clang/lib/Analysis/LifetimeSafety/FactsGenerator.cpp
+95-8clang/lib/Analysis/LifetimeSafety/Origins.cpp
+67-24clang/include/clang/Analysis/Analyses/LifetimeSafety/Origins.h
+21-12clang/lib/Analysis/LifetimeSafety/LiveOrigins.cpp
+4-6clang/test/Sema/warn-lifetime-safety-dangling-field.cpp
+584-982 files not shown
+588-998 files