LLVM/project 807079e — llvm/lib/Target/AMDGPU SIISelLowering.cpp, llvm/test/CodeGen/AMDGPU setcc-multiple-use.ll combine-and-sext-bool.ll

fix(AMDGPU): fold AND of any-extended booleans

Demanded-bits simplification can turn a boolean sign extension into an
any extension before the target AND combine. Choose sign extension for
the undefined high bits so the AND still folds to a select.

Cover reduced demand, swapped operands, and zero extension. Restore the
fold in setcc-multiple-use after symmetric demanded-bits simplification.
DeltaFile
+46-0llvm/test/CodeGen/AMDGPU/combine-and-sext-bool.ll
+11-7llvm/lib/Target/AMDGPU/SIISelLowering.cpp
+3-4llvm/test/CodeGen/AMDGPU/setcc-multiple-use.ll
+60-113 files

LLVM/project 4de3071 — clang/test/CIR/CodeGen call-conv-lowering-x86_64-x87-vector.c

Test x87 vectors whose element count is not a power of two

Assisted-by: Cursor / Claude Opus 5.5
DeltaFile
+55-0clang/test/CIR/CodeGen/call-conv-lowering-x86_64-x87-vector.c
+55-01 files

LLVM/project 7385e66 — llvm/lib/Support UnicodeNameToCodepointGenerated.cpp, llvm/test/CodeGen/AMDGPU load-global-i16.ll fcanonicalize.ll

Merge branch 'main' into users/adams381/cir-callconv-x86_64-x87-vectors

Assisted-by: Cursor / Claude Opus 5.5
DeltaFile
+32,088-15,710llvm/test/CodeGen/AMDGPU/frem.ll
+23,347-23,371llvm/lib/Support/UnicodeNameToCodepointGenerated.cpp
+5,287-5,656llvm/test/CodeGen/AMDGPU/load-global-i8.ll
+1,502-5,317llvm/test/CodeGen/AMDGPU/fcanonicalize.ll
+3,366-3,401llvm/test/CodeGen/AMDGPU/load-global-i16.ll
+0-4,734llvm/test/tools/llvm-mca/RISCV/tt-ascalon-x/vlseg-vsseg.s
+65,590-58,1892,489 files not shown
+241,791-117,6402,495 files

LLVM/project b0fce46 — lld/MachO ICF.cpp

[Mach-O] Parallelize ICF's section sort. NFC (#230269)

Port of #223216 (ELF) and #229849 (COFF) to Mach-O. Replace the
single-threaded llvm::stable_sort of the ICF inputs with a parallelSort
over packed 64-bit keys, then gather the inputs in key order.

The key is icfEqClass[0] in the high 32 bits and the input index in the
low bits. With --icf=safe_thunks, bit 31 is set for inputs that are not
keepUnique, so keepUnique inputs still come first within each class. The
index breaks remaining ties by original position, so the resulting order
is exactly what stable_sort produced and the output is unchanged.
DeltaFile
+19-10lld/MachO/ICF.cpp
+19-101 files

LLVM/project 7e2d049 — llvm/test/CodeGen/AMDGPU usubo.ll sdwa-peephole.ll

Merge branch 'main' into users/lukel97/dagcombiner-reassociate-adds
DeltaFile
+32,088-15,710llvm/test/CodeGen/AMDGPU/frem.ll
+1,502-5,317llvm/test/CodeGen/AMDGPU/fcanonicalize.ll
+300-1,371llvm/test/CodeGen/AMDGPU/fma-combine.ll
+290-936llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll
+275-670llvm/test/CodeGen/AMDGPU/sdwa-peephole.ll
+291-292llvm/test/CodeGen/AMDGPU/usubo.ll
+34,746-24,296234 files not shown
+41,997-29,139240 files

Linux/linux 9a06d4b — drivers/pmdomain/imx imx8m-blk-ctrl.c, drivers/pmdomain/rockchip pm-domains.c

Merge tag 'pmdomain-v7.3-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/linux-pm

Pull pmdomain provider fixes from Ulf Hansson:

 - imx: Serialize power on/off across sibling domains for imx8m-blk-ctrl

 - rockchip: Fix a couple of errors during probe

* tag 'pmdomain-v7.3-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/linux-pm:
  pmdomain: rockchip: don't ignore clock lookup errors on attach
  pmdomain: rockchip: fix clock leak on domain probe failure
  pmdomain: rockchip: propagate subdomain add errors
  pmdomain: imx8m-blk-ctrl: Serialize power on/off across sibling domains
DeltaFile
+17-3drivers/pmdomain/rockchip/pm-domains.c
+15-0drivers/pmdomain/imx/imx8m-blk-ctrl.c
+32-32 files

FreeBSD/ports 5963119 — net/norm distinfo Makefile, net/norm/files patch-protolib_include_protoSpace.h

net/norm: Update 1.5r6 => 1.5.9, fix fetch, take maintainership

* Switch MASTER_SITES to new official upstream
* Upstream tarball already contains latest Waf
* Update WWW to now official site URL
* Add custom NRL License [0]
* Add DOCS and EXAMPLES options

[0] https://spdx.org/licenses/NRL.html

PR:             298554
Reported by:    diizzyy@
Approved by:    hd at oc.dk (maintainer, timeout: inactive for > 10 years)
DeltaFile
+56-0net/norm/pkg-plist
+24-22net/norm/Makefile
+5-7net/norm/distinfo
+0-11net/norm/files/patch-protolib_include_protoSpace.h
+85-404 files

LLVM/project f6e4a1e — llvm/test/CodeGen/AMDGPU amdgcn.bitcast.96bit.ll amdgcn.bitcast.128bit.ll, llvm/test/CodeGen/X86 atomic-load-store.ll

[SelectionDAG] avoid rounding exact f32->bf16 (STRICT_)FP_ROUND

For f32-to-bf16, DAGTypeLegalizer::SoftPromoteHalfRes_FP_ROUND currently
ignores the Trunc flag and unconditionally lowers ISD::FP_ROUND to
ISD::FP_TO_BF16 as follows:

- On X86 targets with +avx512bf16 or +avxneconvert, ISD::FP_TO_BF16
  lowers to vcvtneps2bf16, which is lossy (it flushes subnormals to
  zero and quietens sNaNs.)

- On targets without hardware bf16 conversion instructions, it performs
  rounding via a runtime libcall (e.g. __truncsfbf2) or a software
  rounding sequence (which can also be lossy, e.g. quieting sNaNs).

The above is unnecessary and lossy; bitcasting to i32 and extracting
the upper 16 bits is cheaper and lossless. Do that.

Tested:


    [11 lines not shown]
DeltaFile
+14,652-16,958llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+4,672-5,733llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+1,624-2,114llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.256bit.ll
+893-1,241llvm/test/CodeGen/X86/atomic-load-store.ll
+747-992llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.128bit.ll
+424-549llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.96bit.ll
+23,012-27,58731 files not shown
+26,421-32,77537 files

LLVM/project 737badf — llvm/test/CodeGen/AArch64 andorxor.ll, llvm/test/CodeGen/AMDGPU and.ll or.ll

fix(SelectionDAG): simplify commuted demanded bits

AND/OR demanded-bit simplification uses RHS known bits to simplify the
LHS, but does not retry the RHS using LHS known bits, making
optimizations depend on operand order.

Retry the RHS when the LHS reduces its demanded bits. Add AArch64
and AMDGPU codegen coverage.
DeltaFile
+258-286llvm/test/CodeGen/X86/float-to-arbitrary-fp.ll
+121-135llvm/test/CodeGen/X86/atomic-rm-bit-test.ll
+99-100llvm/test/CodeGen/AMDGPU/float-to-arbitrary-fp-fp8-hw.ll
+78-0llvm/test/CodeGen/AArch64/andorxor.ll
+46-0llvm/test/CodeGen/AMDGPU/or.ll
+44-0llvm/test/CodeGen/AMDGPU/and.ll
+646-52118 files not shown
+756-62524 files

Linux/linux c8d4256 — drivers/iommu dma-iommu.c, kernel/dma swiotlb.c

Merge tag 'dma-mapping-7.3-2026-10-09' of git://git.kernel.org/pub/scm/linux/kernel/git/mszyprowski/linux

Pull dma-mapping fixes from Marek Szyprowski:
 "Two more fixes for the corner cases in the DMA-mapping SWIOTLB code
  (Peng Fan and Marek Szyprowski)"

* tag 'dma-mapping-7.3-2026-10-09' of git://git.kernel.org/pub/scm/linux/kernel/git/mszyprowski/linux:
  swiotlb: fix default_swiotlb_limit() for non-growable default pool
  iommu/dma: skip swiotlb bounce for DMA_ATTR_MMIO in iommu_dma_map_phys
DeltaFile
+3-3kernel/dma/swiotlb.c
+2-2drivers/iommu/dma-iommu.c
+5-52 files

LLVM/project 6c9322d — llvm/lib/Target/X86 X86ISelLowering.cpp, llvm/test/CodeGen/X86 bfloat.ll

[X86] Keep upper-16-bit f32 extractions in XMM for f16/v8i16

Teach combineBitcast and combineVectorInsert to keep this upper-16-bit
f32 extraction in XMM registers rather than bouncing through a GPR.

This paves the way for the following change in SelectionDAG:
  https://github.com/llvm/llvm-project/pull/230557
DeltaFile
+45-0llvm/test/CodeGen/X86/bfloat.ll
+32-0llvm/lib/Target/X86/X86ISelLowering.cpp
+77-02 files

OpenBSD/ports 5NliS5F — devel/py-setuptools distinfo Makefile, devel/py-setuptools/patches patch-setup_py patch-pyproject_toml

   update to py3-setuptools-84.0.0, ok tb@ kmos@

   various changes to follow, linking py-standard-pkg-resources to
   the build. and using it to replace or add to py-setuptools deps
   for ports still needing pkg_resources.

   thanks tba for running a bulk build and fixing a bunch of ports
VersionDeltaFile
1.29+263-147devel/py-setuptools/pkg/PLIST
1.64+4-9devel/py-setuptools/Makefile
1.1+13-0devel/py-setuptools/patches/patch-pyproject_toml
1.25+2-2devel/py-setuptools/distinfo
1.13+0-0devel/py-setuptools/patches/patch-setup_py
+282-1585 files

LLVM/project cfc534a — clang/include/clang/CIR/Dialect/IR CIRAttrs.td, clang/lib/CIR/Dialect/IR CIRDialect.cpp

[CIR] Emit the frame-pointer function attribute and module flag

CIR now honors -mframe-pointer= the way classic CodeGen does. Functions
and the module carry a new #cir.frame_pointer attribute, which lowers to
the "frame-pointer" function attribute and module flag.

Assisted-by: Cursor / claude-opus-5.5
DeltaFile
+96-0clang/test/CIR/Lowering/frame-pointer.cir
+93-0clang/test/CIR/CodeGen/frame-pointer.cpp
+45-0clang/include/clang/CIR/Dialect/IR/CIRAttrs.td
+30-9clang/lib/CIR/Dialect/IR/CIRDialect.cpp
+31-0clang/test/CIR/IR/func-attrs.cir
+25-0clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
+320-98 files not shown
+418-1114 files

OpenBSD/ports K2DQkZa — sysutils/py-standard-pkg-resources distinfo Makefile, sysutils/py-standard-pkg-resources/pkg PLIST DESCR

   import ports/sysutils/py-standard-pkg-resources, ok tb@ kmos@

   Redistribution of the pkg_resources library previously provided by
   setuptools. This was removed in setuptools 82, but quite a range of
   Python software still needs it.
VersionDeltaFile
1.1+35-0sysutils/py-standard-pkg-resources/Makefile
1.1+13-0sysutils/py-standard-pkg-resources/pkg/PLIST
1.1+3-0sysutils/py-standard-pkg-resources/pkg/DESCR
1.1+2-0sysutils/py-standard-pkg-resources/distinfo
1.1.1.1+0-0sysutils/py-standard-pkg-resources/pkg/PLIST
1.1.1.1+0-0sysutils/py-standard-pkg-resources/pkg/DESCR
+53-02 files not shown
+53-08 files

LLVM/project 51aad57 — llvm/lib/CodeGen/SelectionDAG SelectionDAG.cpp TargetLowering.cpp, llvm/test/CodeGen/AArch64 memset-vs-memset-inline.ll

[SelectionDAG] Add extension attribute on Memset libcall arg. (#229883)

The Src value previously had no extension, but with this it is first
any-extended to i32 and then further extended if needed for the target.

A new ArgListEntry constructor is added that may set either IsSExt or IsZExt
given the third Attribute argument.
DeltaFile
+32-1llvm/test/CodeGen/AArch64/memset-vs-memset-inline.ll
+11-0llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+8-0llvm/test/CodeGen/RISCV/memset.ll
+3-3llvm/test/CodeGen/PowerPC/milicode64.ll
+4-2llvm/test/CodeGen/PowerPC/aix-llvm-intrinsic.ll
+5-1llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+63-71 files not shown
+65-77 files

OpenBSD/ports 9woSMZ6 — www/stagit Makefile distinfo

   Update stagit to 1.3.

   From maintainer Hiltjo Posthuma, thanks!
VersionDeltaFile
1.16+2-2www/stagit/distinfo
1.21+1-1www/stagit/Makefile
+3-32 files

FreeNAS/freenas a1c15b4 — src/middlewared/middlewared/plugins/iscsi_ alua.py extents.py, src/middlewared/middlewared/utils/lio config.py

Add middleware support for LIO ALUA HA

Wire up the middleware side of LIO ALUA high-availability: load
lio_ha.ko with per-node addresses on service start, manage ALUA
state across failover events, clean up STANDBY configfs on pool
export, and add pre-flight validation that targets have static
initiator ACLs before ALUA can be enabled.

For each target, create a portal-less phantom TPG carrying the peer
node's controller group so that a single RTPG response from any
connected port lists both ALUA groups.  Write tpgt_N/rtpi explicitly
before enable so that relative target port IDs in RTPG match the
tag formula (portal.tag on Node A, portal.tag + 32000 on Node B)
rather than being auto-assigned sequentially by the kernel.

ALUA group states are driven by role and ha_state:

  MASTER  + synced        local=OPTIMIZED     remote=NONOPTIMIZED
  MASTER  + connected     local=OPTIMIZED     remote=TRANSITIONING

    [4 lines not shown]
DeltaFile
+541-135src/middlewared/middlewared/utils/lio/config.py
+214-2src/middlewared/middlewared/plugins/iscsi_/lio.py
+87-71src/middlewared/middlewared/plugins/iscsi_/fs_attachment_delegate.py
+89-58src/middlewared/middlewared/plugins/iscsi_/target_to_extent.py
+59-47src/middlewared/middlewared/plugins/iscsi_/extents.py
+62-9src/middlewared/middlewared/plugins/iscsi_/alua.py
+1,052-3228 files not shown
+1,236-37114 files

FreeNAS/freenas 59a83b6 — src/middlewared/middlewared/plugins/iscsi_ lio.py

Update how we tell LIO that an extent has resized.
DeltaFile
+2-2src/middlewared/middlewared/plugins/iscsi_/lio.py
+2-21 files

FreeNAS/freenas dc5317e — tests/protocols __init__.py iscsi_proto.py

Add context_params to iscsi_scsi_connect()

Pass an optional context_params dict through to python-scsi's
init_device(), so a test can set pre-login iscsi.Context options such
as an explicit ISID.  context_params_supported() lets callers skip when
the installed python-scsi predates it.

Also ruff.
DeltaFile
+41-6tests/protocols/iscsi_proto.py
+8-1tests/protocols/__init__.py
+49-72 files

FreeNAS/freenas 91202c9 — src/middlewared/middlewared/api/v28_0_0 iscsi_global.py

Allow iSCSI mode=2
DeltaFile
+1-1src/middlewared/middlewared/api/v28_0_0/iscsi_global.py
+1-11 files

OpenBSD/ports eLYTedZ — lang/gcc/16 Makefile, lang/gcc/16/patches patch-libstdc++-v3_src_c++11_debug_cc patch-gcc_configure

   lang/gcc/16: update to 16.2.0
VersionDeltaFile
1.1+368-0lang/gcc/16/patches/patch-gcc_doc_extend_texi
1.24+13-16lang/gcc/16/Makefile
1.2+9-9lang/gcc/16/patches/patch-gcc_common_opt
1.1+13-0lang/gcc/16/patches/patch-gcc_doc_invoke_texi
1.2+5-5lang/gcc/16/patches/patch-libstdc++-v3_src_c++11_debug_cc
1.2+5-5lang/gcc/16/patches/patch-gcc_configure
+413-3510 files not shown
+428-5016 files

LLVM/project a5492c6 — llvm/lib/CodeGen/SelectionDAG SDNodeInfo.cpp

[SelectionDAG] Verify SDTCisSameSizeAs in SDNodeInfo::verifyNode (#230634)

Assisted-by: Claude
DeltaFile
+10-1llvm/lib/CodeGen/SelectionDAG/SDNodeInfo.cpp
+10-11 files

LLVM/project 6ceddbc — llvm/lib/CodeGen/SelectionDAG SDNodeInfo.cpp

[SelectionDAG] Implement SDTCisSubVecOfVec in SDNodeInfo::verifyNode. (#230628)

Assisted-by: Claude
DeltaFile
+32-1llvm/lib/CodeGen/SelectionDAG/SDNodeInfo.cpp
+32-11 files

LLVM/project f7925ad — llvm/lib/CodeGen/SelectionDAG SDNodeInfo.cpp

[SelectionDAG] Implement SDTCisVec in SDNodeInfo::verifyNode (#230620)

Assisted-by: Claude
DeltaFile
+4-0llvm/lib/CodeGen/SelectionDAG/SDNodeInfo.cpp
+4-01 files

LLVM/project a3b4f5f — llvm/lib/Target/ARM ARMISelLowering.cpp

[ARM] Add VECTOR_REG_CAST to VBSP operands in PerformORCombine. (#230604)

The SDTypeProfile says the operand types should match the result.

Assisted-by: Claude
DeltaFile
+8-4llvm/lib/Target/ARM/ARMISelLowering.cpp
+8-41 files

LLVM/project 392106d — compiler-rt/lib/asan asan_mapping_sparc64.h

fix: add missing define in asan_mapping_sparc64.h (#230686)

#217530 added a new define to `asan_mapping.h`. SPARC has its own file
that provides the same defines, and I forgot to define the new macro
there.

SPARC takes the same default as all other non-darwin platforms.
DeltaFile
+2-0compiler-rt/lib/asan/asan_mapping_sparc64.h
+2-01 files

LLVM/project 79caa03 — llvm/lib/Transforms/Vectorize VPlanConstruction.cpp, llvm/test/Transforms/LoopVectorize find-last.ll

[VPlan] Bail out on FindLast reductions with extra phi users. (#230676)

handleFindLastReductions uses the mask of the single non-phi incoming
value of the find-last blend as the condition for updating the
reduction. If the data value itself is the reduction phi on some paths,
e.g. via a nested blend for an inner if, the mask is also true for lanes
that keep the old value, and extract-last-active may then pick a stale
lane.

Conservatively bail out if the reduction phi has users other than the
find-last select/blend and the header mask select.
DeltaFile
+2-71llvm/test/Transforms/LoopVectorize/find-last.ll
+8-0llvm/lib/Transforms/Vectorize/VPlanConstruction.cpp
+10-712 files

FreeBSD/src 7ed9a5a — sys/compat/linsysfs linsysfs.c

linux: Exposes renderD nodes and chardev in sysfs

To allow normal users to render through the render device, we expose the
renderD node. This enables Wayland applications to use hardware
acceleration when running under the Linux emulator.

Additionally, libdrm and Mesa need to look up
/sys/dev/char/<major>:<minor> and <pcidev>/drm to identify the
corresponding renderer device (e.g., a renderD device). We expose this
path as well so that libdrm can locate the renderer.

Differential Revision: https://reviews.freebsd.org/D59190

(cherry picked from commit 102adf88e6e8f83a9ab9769732d168c501f8eb6c)
DeltaFile
+56-2sys/compat/linsysfs/linsysfs.c
+56-21 files

FreeBSD/src 8c47cbc — usr.bin/hexdump odsyntax.c

hexdump: Support octal and hex for -N option

GNU hexdump supports octal and hex, we add supports for BSD style
hexdump for better compatibility.

See: https://github.com/llvm/llvm-project/pull/206581/

MFC after:      2 weeks
Sponsored by:   The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D58074

(cherry picked from commit b8f1972d51cf93ba4393d621b126dbd408423b87)
DeltaFile
+1-1usr.bin/hexdump/odsyntax.c
+1-11 files

FreeBSD/src 305c304 — lib/libthr/thread thr_init.c thr_private.h

libthr: Support disable spinloop

Like yieldloops, we shoulde be able to set _thr_spinloops to zero.
Originally, it makes us to enformce default spin time even if we try to
disable it. Make MUTEX_ADAPTIVE_SPINS a one time initialization now.

Reviewed by:    kib
MFC after:      2 weeks
Differential Revision: https://reviews.freebsd.org/D60486
DeltaFile
+1-8lib/libthr/thread/thr_mutex.c
+6-0lib/libthr/thread/thr_private.h
+1-1lib/libthr/thread/thr_init.c
+8-93 files