FreeBSD/ports be33c89 — www/freenginx-acme-module Makefile

www/freenginx-acme-module: Align CPE_PRODUCT with the NVD naming scheme

Same change as in www/nginx-acme, both ports build the same upstream
module.

Sponsored by:   Netzkommune GmbH
DeltaFile
+1-1www/freenginx-acme-module/Makefile
+1-11 files

FreeBSD/ports aee64a6 — www/nginx-acme Makefile

www/nginx-acme: Align CPE_PRODUCT with the NVD naming scheme

The NVD has no dictionary entry for this module yet, so the name is a
prediction.  Every F5 product in the dictionary spells its name with
underscores, from nginx_open_source to nginx_modsecurity_waf, so
nginx_acme is the form the entry will most likely take.

Sponsored by:   Netzkommune GmbH
DeltaFile
+1-1www/nginx-acme/Makefile
+1-11 files

FreeBSD/ports 879dc76 — www/nginx-devel Makefile

www/nginx-devel: Switch CPE_PRODUCT to nginx_open_source

The NVD files current nginx vulnerabilities under f5:nginx_open_source
rather than f5:nginx.

Sponsored by:   Netzkommune GmbH
DeltaFile
+1-1www/nginx-devel/Makefile
+1-11 files

FreeBSD/ports 4bcc301 — www/nginx Makefile

www/nginx: Switch CPE_PRODUCT to nginx_open_source

The NVD changed the product name it files nginx vulnerabilities under.
All 26 advisories published since February 2024 use f5:nginx_open_source,
while f5:nginx has received a single one in that time, CVE-2025-23419.
The two sets of CVE identifiers do not overlap at all, so the old name
no longer matches current advisories.

Sponsored by:   Netzkommune GmbH
DeltaFile
+1-1www/nginx/Makefile
+1-11 files

NetBSD/pkgsrc JGX8S1i — doc CHANGES-2026

   doc: Updated textproc/ruby-commonmarker23 to 2.3.2nb3
VersionDeltaFile
1.7514+2-1doc/CHANGES-2026
+2-11 files

NetBSD/pkgsrc jPkyn2o — textproc/ruby-commonmarker23 Makefile cargo-depends.mk, textproc/ruby-commonmarker23/patches patch-Cargo.lock

   ruby-commonmarker23: update crate dependencies

   This fixes the build with llvm 22.

   Bump PKGREVISION.
VersionDeltaFile
1.1+1,317-0textproc/ruby-commonmarker23/patches/patch-Cargo.lock
1.2+287-340textproc/ruby-commonmarker23/distinfo
1.2+95-113textproc/ruby-commonmarker23/cargo-depends.mk
1.7+2-2textproc/ruby-commonmarker23/Makefile
+1,701-4554 files

NetBSD/pkgsrc oHiCCu0 — doc CHANGES-2026

   doc: Updated net/gobgp to 4.11.0
VersionDeltaFile
1.7513+2-1doc/CHANGES-2026
+2-11 files

NetBSD/pkgsrc Nd6ueKX — net/gobgp go-modules.mk PLIST

   gobgp: Update to 4.11.0

   Changelog
   53ceb78 GoBGP 4.11.0
   e01141a server: prepare peer state before advertising initial routes
   d234c86 test: rename the route server policy scenarios to ExportPolicy
   632031d test: remove duplicated route server policy scenarios
   1c501ef test: use a soft reset out in the route server policy update scenarios
   10d3f16 server: send the peer description in WatchEvent peer events
   07af837 table: count destinations in the Adj-RIB-In table info
   4b289a8 server: compare the AS too when matching a path to its source peer
   1955816 ci: do not install linux-modules-extra on kernels that do not have it
   6afb03a table: use the router ID when a reflected route has no cluster ID
   f22b5dd table: look at every segment for an ASN as-path pattern
   30786de packet/bgp: reject AS 0 in the path and aggregator attributes
   9b86c50 server: check the label chunk from zebra before using it
   bb09f17 packet/bgp: reject an EVPN MAC/IP route with a MAC length other than 48
   3e7e231 zebra, server: do not wait forever for zebra to answer
   a6798ec security: treat zebra as trusted

    [169 lines not shown]
VersionDeltaFile
1.3+3-3net/gobgp/distinfo
1.5+2-3net/gobgp/Makefile
1.2+1-0net/gobgp/PLIST
1.3+0-0net/gobgp/go-modules.mk
+6-64 files

OpenBSD/src hA9pqYs — sys/arch/hppa/gsc lpt_gsc.c

   Remove unused local variable in lpt_gsc_probe().
VersionDeltaFile
1.15+2-3sys/arch/hppa/gsc/lpt_gsc.c
+2-31 files

OpenBSD/src 6n9sQWz — sys/net if_spppsubr.c

   Fix NULL dereferences in sppp authentication.

   From acts1631
   ok mvs bket
VersionDeltaFile
1.203+7-1sys/net/if_spppsubr.c
+7-11 files

LLVM/project 6262936 — llvm/lib/Target/Sparc SparcISelLowering.cpp, llvm/test/CodeGen/SPARC reserved-regs-named.ll

[SPARC] Accept rN register names in getRegisterByName (#237528)

Accept r0-r31 as names for the integer registers in llvm.read_register
and llvm.write_register, matching the %rN syntax of the assembler.

This completes #212838, which was reverted because reading %r31/%i7 in
a leaf procedure produced a use of an undefined physical register once
leaf remapping turned it into %o7. That is fixed by #236654, which adds
live-ins for reserved registers remapped in leaf procedures. The %
prefix
and the sp/fp aliases from #212838 have since been added by #234875.

Also run the test with -verify-machineinstrs, which catches that failure
without an expensive checks build.

Co-authored-by: Kirill A. Korinsky <kirill at korins.ky>
DeltaFile
+32-32llvm/lib/Target/Sparc/SparcISelLowering.cpp
+42-2llvm/test/CodeGen/SPARC/reserved-regs-named.ll
+74-342 files

FreeBSD/ports 430b6ca — www/nginx-module-passenger Makefile

www/nginx-module-passenger: Add CPE information

Passenger is listed in the NVD as phusion:passenger with 456 dictionary
entries.  The port name does not match the upstream product name, so
both CPE_VENDOR and CPE_PRODUCT need to be set explicitly.

Sponsored by:   Netzkommune GmbH
DeltaFile
+4-0www/nginx-module-passenger/Makefile
+4-01 files

FreeBSD/ports c898a9d — net-mgmt/semaphore Makefile

net-mgmt/semaphore: Add CPE information

The NVD lists this software as ansible-semaphore:ansible_semaphore with
136 dictionary entries, so the port can be matched against advisories
once they appear.  The cpe.mk defaults would have produced
semaphore:semaphore, which does not exist.

Sponsored by:   Netzkommune GmbH
DeltaFile
+3-1net-mgmt/semaphore/Makefile
+3-11 files

LLVM/project 5f72fd5 — llvm/test/CodeGen/AMDGPU memintrinsic-unroll.ll amdgcn.bitcast.832bit.ll

Merge branch 'main' into users/void/libclang-dependent-cursor-referenced
DeltaFile
+88,705-91,244llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+25,383-26,405llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+9,311-9,381llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.960bit.ll
+8,998-9,209llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.896bit.ll
+8,016-8,194llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.832bit.ll
+7,335-7,432llvm/test/CodeGen/AMDGPU/memintrinsic-unroll.ll
+147,748-151,8655,564 files not shown
+485,231-368,6705,570 files

LLVM/project 11eb8e7 — llvm/lib/CodeGen/SelectionDAG SelectionDAGBuilder.cpp, llvm/test/CodeGen/X86 callbr-asm-error.ll

[SelectionDAG] Don't crash after an error in a callbr's asm

When a callbr's asm has an error, such as a constraint it can't satisfy,
visitInlineAsm() reports it and returns before creating the INLINEASM_BR.
But the callbr's block still got edges to the indirect targets, which
BranchFolding rejects since nothing branches there, and a landing pad in
an indirect target looked for the registers that the INLINEASM_BR would
have defined.

Don't add the edges to the indirect targets, and make a landing pad's
value poison, since nothing reaches it.

Fixes #98379 and #172657. Part of #173609, whose asm is still rejected,
since LLVM picks the "k" alternative of "+kr", which needs AVX-512.

Assisted-by: Claude Opus 5.5
DeltaFile
+69-0llvm/test/CodeGen/X86/callbr-asm-error.ll
+11-2llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+80-22 files

LLVM/project 214aeb3 — llvm/lib/CodeGen/SelectionDAG SelectionDAGBuilder.cpp, llvm/test/CodeGen/X86 callbr-asm-indirect-output.ll

[SelectionDAG] Report an error for a callbr's indirect register output

An indirect output with a register constraint, e.g. "=*r", is stored to its
pointer after the asm. But a callbr's asm can branch to an indirect target
before then, so the store was silently skipped on the indirect paths. Clang
emits such an output for a _Complex lvalue with a register constraint:

  _Complex float c;
  asm goto("" : "=r"(c) : : : l);

Report an error instead. A callbr without indirect targets has no such
path, so it's still allowed.

Assisted-by: Claude Opus 5.5
DeltaFile
+47-0llvm/test/CodeGen/X86/callbr-asm-indirect-output.ll
+8-0llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+55-02 files

LLVM/project 8a301d8 — llvm/include/llvm/CodeGen FunctionLoweringInfo.h, llvm/lib/CodeGen/SelectionDAG FunctionLoweringInfo.cpp SelectionDAGBuilder.h

Replay each output's read in the indirect targets

The indirect targets re-parsed the constraints, recomputed each output's
registers and types, and paired them with the recorded registers in order,
so they were right only if both computations agreed. Record each output's
operand info and registers when lowering the callbr instead, and read them
in the indirect targets with the same code as visitInlineAsm().

This also marks a flag output's register (NZCV on AArch64, CC on SystemZ)
live into the indirect targets, as a register output's already was. And the
indirect targets no longer create virtual registers they don't use, which
renumbers some in the AArch64 test.

Assisted-by: Claude Opus 5.5
DeltaFile
+65-93llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+14-0llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h
+0-7llvm/include/llvm/CodeGen/FunctionLoweringInfo.h
+3-3llvm/test/CodeGen/AArch64/callbr-asm-outputs-indirect-isel.ll
+0-1llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp
+82-1045 files

LLVM/project 6ab65c1 — llvm/lib/CodeGen/SelectionDAG SelectionDAGBuilder.cpp, llvm/test/CodeGen/X86 callbr-asm-error.ll

Move the asm error handling to its own PR

This PR now fixes only valid asm whose outputs crash the indirect targets.
Lowering a callbr whose asm has an error, which crashes after reporting
it, moves to its own PR stacked on this one.

Assisted-by: Claude Opus 5.5
DeltaFile
+0-37llvm/test/CodeGen/X86/callbr-asm-error.ll
+2-17llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+2-542 files

LLVM/project 3258808 — llvm/include/llvm/CodeGen FunctionLoweringInfo.h, llvm/lib/CodeGen/SelectionDAG FunctionLoweringInfo.cpp SelectionDAGBuilder.cpp

[SelectionDAG] Read callbr outputs from the INLINEASM_BR's registers

An indirect target of a callbr found the registers holding the asm's
outputs by walking back from the callbr's exported value through COPYs to
the INLINEASM_BR, and asserted that the chain held nothing else ("start of
copy chain MUST be COPY"). An output whose type differs from its register's,
such as a float in a general-purpose register, is converted, e.g. with
MOVDI2SSrr on x86, so the assertion fired. And the target didn't convert the
output to its result type, as visitInlineAsm() does.

After an error in the asm, nothing defines the exported value, so the walk
crashed, and the callbr block kept edges to the indirect targets with no
INLINEASM_BR to branch there, which later passes reject.

Record the registers that the INLINEASM_BR defines its outputs in when
lowering the callbr, and read the outputs from them in the indirect target,
converting each to its result type as visitInlineAsm() does. After an error,
give the indirect targets undefined outputs and no edges from the callbr.

Fixes #98379, #112914, #143795, #170100, #172657, and #173609.
DeltaFile
+122-110llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+76-0llvm/test/CodeGen/X86/callbr-asm-outputs-indirect-isel.ll
+37-0llvm/test/CodeGen/X86/callbr-asm-error.ll
+7-0llvm/include/llvm/CodeGen/FunctionLoweringInfo.h
+1-0llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp
+243-1105 files

LLVM/project 3834fa6 — llvm/lib/CodeGen/SelectionDAG SelectionDAGBuilder.cpp

Remove the stale FollowCopyChain comment and unrelated comment changes

The comment that explained FollowCopyChain's walk was left above
visitCallBrLandingPad() when the walk was removed. Also put the BTI comment
in visitCallBr() back as it was, and fix a double space.

Assisted-by: Claude Opus 5.5
DeltaFile
+6-29llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+6-291 files

LLVM/project f80f324 — llvm/test/CodeGen/AArch64 callbr-asm-outputs-indirect-isel.ll, llvm/test/CodeGen/RISCV callbr-asm-outputs.ll

Test more outputs that the indirect targets convert

Add the RISC-V shape of #143795, where an i32 output is sign-extended on
each path, a float in a specific physical register on x86, a double in a
pair of registers on i686, and a flag output on AArch64, whose NZCV is now
live into the indirect target. Also check that a callbr with direct and
indirect register outputs now only reports the error.

Assisted-by: Claude Opus 5.5
DeltaFile
+87-0llvm/test/CodeGen/RISCV/callbr-asm-outputs.ll
+39-0llvm/test/CodeGen/X86/callbr-asm-outputs-indirect-isel.ll
+39-0llvm/test/CodeGen/X86/callbr-asm-outputs-indirect-isel-m32.ll
+36-0llvm/test/CodeGen/AArch64/callbr-asm-outputs-indirect-isel.ll
+13-0llvm/test/CodeGen/X86/callbr-asm-indirect-output.ll
+214-05 files

LLVM/project aaa5ddc — llvm/lib/CodeGen MachineCSE.cpp, llvm/test/CodeGen/X86 machine-cse-inlineasm-br.mir

[MachineCSE] Don't reuse an instruction after an INLINEASM_BR elsewhere

An INLINEASM_BR can branch to its indirect targets before the instructions
after it in its block run, but MachineCSE let those instructions replace
ones in any block that their block dominates, including the indirect
targets. E.g., when both paths out of a callbr sign-extend its output, the
indirect target reused the extension on the path to the default target and
read a register that its own path never wrote.

Reuse an instruction after an INLINEASM_BR only in its own block. MachineSink
already refuses to sink into an indirect target for the same reason.

Assisted-by: Claude Opus 5.5
DeltaFile
+83-0llvm/test/CodeGen/X86/machine-cse-inlineasm-br.mir
+22-0llvm/lib/CodeGen/MachineCSE.cpp
+105-02 files

LLVM/project 9d02ab7 — llvm/lib/CodeGen InlineAsmPrepare.cpp, llvm/test/CodeGen/AArch64 inline-asm-prepare.ll

[InlineAsmPrepare] Rewrite callbr result uses that indirect dests reach

updateSSA() left a use of a callbr's result alone if the callbr's default
dest dominated it. But an indirect dest can reach the default dest too,
e.g. when they're the same block or when the indirect dest branches to it,
so such a use still read the callbr's result on the indirect path.
SelectionDAG copies that result to a virtual register after the
INLINEASM_BR, on the path to the default dest only, so the indirect path
read a register that it never defined.

Leave a use alone only if the edge to the default dest dominates it, and
don't make the result the value at the end of the default dest, so that
SSAUpdater merges it with the landing pad's value there.

Assisted-by: Claude Opus 5.5
DeltaFile
+65-0llvm/test/CodeGen/AArch64/inline-asm-prepare.ll
+4-3llvm/lib/CodeGen/InlineAsmPrepare.cpp
+69-32 files

LLVM/project 075db14 — llvm/test/CodeGen/AMDGPU memintrinsic-unroll.ll amdgcn.bitcast.832bit.ll

Merge branch 'main' into users/void/interp-strip-mangling-escape
DeltaFile
+88,705-91,244llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+25,383-26,405llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+9,311-9,381llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.960bit.ll
+8,998-9,209llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.896bit.ll
+8,016-8,194llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.832bit.ll
+7,335-7,432llvm/test/CodeGen/AMDGPU/memintrinsic-unroll.ll
+147,748-151,8655,564 files not shown
+485,231-368,6705,570 files

LLVM/project 2df3cd1 — llvm/test/CodeGen/AMDGPU memintrinsic-unroll.ll amdgcn.bitcast.832bit.ll

Merge branch 'main' into users/void/arm-gisel-constant-fold-barrier
DeltaFile
+88,705-91,244llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+25,383-26,405llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+9,311-9,381llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.960bit.ll
+8,998-9,209llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.896bit.ll
+8,016-8,194llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.832bit.ll
+7,335-7,432llvm/test/CodeGen/AMDGPU/memintrinsic-unroll.ll
+147,748-151,8655,564 files not shown
+485,231-368,6705,570 files

LLVM/project 0587e82 — llvm/test/CodeGen/AMDGPU memintrinsic-unroll.ll amdgcn.bitcast.832bit.ll

Merge branch 'main' into users/void/asm-aggregate-mem-input-main
DeltaFile
+88,705-91,244llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.1024bit.ll
+25,383-26,405llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.512bit.ll
+9,311-9,381llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.960bit.ll
+8,998-9,209llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.896bit.ll
+8,016-8,194llvm/test/CodeGen/AMDGPU/amdgcn.bitcast.832bit.ll
+7,335-7,432llvm/test/CodeGen/AMDGPU/memintrinsic-unroll.ll
+147,748-151,8654,386 files not shown
+404,304-339,7124,392 files

OpenBSD/src Qz8yJdH — sys/arch/alpha/alpha fp_complete.c

   Remove unused alpha_shadow_zero variable.
VersionDeltaFile
1.15+2-2sys/arch/alpha/alpha/fp_complete.c
+2-21 files

OpenBSD/src ixwrFCY — sys/arch/alpha/alpha pal.s, sys/arch/alpha/include alpha_cpu.h

   Remove unused alpha_pal_cflush() and alpha_pal_wrvptptr().
VersionDeltaFile
1.8+1-28sys/arch/alpha/alpha/pal.s
1.16+1-3sys/arch/alpha/include/alpha_cpu.h
+2-312 files

LLVM/project b1bef0b — flang/lib/Lower/Support ReductionProcessor.cpp, libcxx/test/std/numerics/numeric.ops/transform.inclusive.scan pstl.transform_inclusive_scan_bop_uop_init.pass.cpp

Merge branch 'main' into users/void/pbqp-inline-asm-error
DeltaFile
+405-387flang/lib/Lower/Support/ReductionProcessor.cpp
+379-392llvm/lib/Target/Sparc/DelaySlotFiller.cpp
+424-173llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+497-8llvm/lib/Transforms/IPO/MemProfContextDisambiguation.cpp
+335-0llvm/unittests/DWARFLinkerParallel/TypePoolTest.cpp
+323-0libcxx/test/std/numerics/numeric.ops/transform.inclusive.scan/pstl.transform_inclusive_scan_bop_uop_init.pass.cpp
+2,363-960510 files not shown
+16,565-4,151516 files

FreeBSD/ports a56438d — devel/libpru distinfo Makefile

devel/libpru: Update to 0.5

PR:             298565
Reported by:    rpaulo
Approved by:    jmg (maintainer timeout)
DeltaFile
+6-6devel/libpru/Makefile
+3-3devel/libpru/distinfo
+9-92 files