NetBSD/pkgsrc-wip ca535fd. Makefile

wip: Add asm-lsp
DeltaFile
+1-0Makefile
+1-01 files

NetBSD/pkgsrc-wip 0e2544easm-lsp distinfo cargo-depends.mk

asm-lsp: Import asm-lsp-0.9.0 as wip/asm-lsp

asm-lsp is a language server for NASM/GAS/Go Assembly.

asm-lsp provides hovering, autocompletion, signature help, go to
definition, and view references for assembly files written in the
GAS/NASM or GO assembly flavors. It supports assembly files for the
x86, x86_64, ARM, RISCV, and z80 instruction sets.

This tool can serve as reference when reading the assembly output of a
program. This way you can query what each command exactly does and
deliberate about whether the compiler is producing the desired output
or whether you have to tweak your code for optimisation.
DeltaFile
+782-0asm-lsp/distinfo
+261-0asm-lsp/cargo-depends.mk
+30-0asm-lsp/Makefile
+11-0asm-lsp/DESCR
+2-0asm-lsp/PLIST
+1,086-05 files

NetBSD/pkgsrc-wip 11cdbee. Makefile, sysupgrade COMMIT_MSG distinfo

sysupgrade: autodetect of the used stable branch in default.conf
DeltaFile
+3-0sysupgrade/COMMIT_MSG
+1-1sysupgrade/distinfo
+1-1sysupgrade/patches/patch-default.conf
+1-0Makefile
+6-24 files

FreeNAS/freenas b57a97fsrc/middlewared/middlewared/api/base/types acl.py, src/middlewared/middlewared/api/v25_04_0 acl.py

Fixes
DeltaFile
+20-17src/middlewared/middlewared/api/base/types/acl.py
+24-2src/middlewared/middlewared/api/v25_04_0/acl.py
+44-192 files

LLVM/project 6e535a9llvm/lib/Target/AArch64 AArch64InstrFormats.td AArch64InstrInfo.td, llvm/test/MC/AArch64 armv9.6a-lsui.s armv9.6a-srmask.s

[LLVM][MC][AArch64] Assembler support for Armv9.6-A memory systems extensions (#112341)

Add support for the following Armv9.6-A memory systems extensions:
  FEAT_LSUI      - Unprivileged Load Store
  FEAT_OCCMO     - Outer Cacheable Cache Maintenance Operation
  FEAT_PCDPHINT  - Producer-Consumer Data Placement Hints
  FEAT_SRMASK    - Bitwise System Register Write Masks

as documented here:

https://developer.arm.com/documentation/109697/2024_09/Feature-descriptions/The-Armv9-6-architecture-extension

Co-authored-by: Jonathan Thackray <jonathan.thackray at arm.com>

---------

Co-authored-by: Jonathan Thackray <jonathan.thackray at arm.com>
DeltaFile
+486-0llvm/test/MC/AArch64/armv9.6a-lsui.s
+324-0llvm/test/MC/Disassembler/AArch64/armv9.6a-lsui.txt
+304-0llvm/lib/Target/AArch64/AArch64InstrFormats.td
+153-29llvm/lib/Target/AArch64/AArch64InstrInfo.td
+102-0llvm/test/MC/AArch64/armv9.6a-srmask.s
+102-0llvm/test/MC/Disassembler/AArch64/armv9.6a-srmask.txt
+1,471-2917 files not shown
+1,797-3823 files

NetBSD/pkgsrc-wip 62126desysupgrade Makefile DESCR, sysupgrade/patches patch-sysupgrade.sh patch-default.conf

Import sysutils/sysupgrade
DeltaFile
+168-0sysupgrade/patches/patch-sysupgrade.sh
+43-0sysupgrade/Makefile
+31-0sysupgrade/patches/patch-default.conf
+21-0sysupgrade/patches/patch-sysupgrade.conf.5.in
+15-0sysupgrade/DESCR
+11-0sysupgrade/PLIST
+289-01 files not shown
+297-07 files

LLVM/project a18826dllvm/lib/Target/AMDGPU/MCTargetDesc AMDGPUMCExpr.cpp, llvm/test/CodeGen/AMDGPU mcexpr-knownbits-assign-crash-gh-issue-110930.ll

[AMDGPU] Create local KnownBits in case DenseMap gets invalidated (#111568)

KnownBits retrieved from DenseMap may invalidate if insertion requires a
(re)growth.

Fixes https://github.com/llvm/llvm-project/issues/110930
DeltaFile
+333-0llvm/test/CodeGen/AMDGPU/mcexpr-knownbits-assign-crash-gh-issue-110930.ll
+6-2llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCExpr.cpp
+339-22 files

FreeBSD/ports e8302benet/bird2 Makefile

net/bird2:  Bump PORTREVISION after libssh update

Reported by:    Dan Mahoney <dmahoney at isc.org>

(cherry picked from commit 8a48baa40184b7a5f9340662b3674dd1ffb8a15f)
DeltaFile
+1-1net/bird2/Makefile
+1-11 files

FreeBSD/ports 78bc0fdnet/bird2 Makefile, net/bird2/files bird.in

net/bird2: Fix bird_fib support

PR:             281986
Reported by:    Egor <banezmesm at gmail.com>

(cherry picked from commit a2952d71507867fb8a13c88f403572f686f2f259)
DeltaFile
+1-2net/bird2/files/bird.in
+1-0net/bird2/Makefile
+2-22 files

LLVM/project d8d144allvm/lib/Target/AArch64 SVEInstrFormats.td, llvm/test/MC/AArch64/SVE2 bfscale.s bfscale-diagnostics.s

[LLVM][AArch64] Add assembly/disassembly of SVE BFSCALE instruction (#113168)

This patch add assembly/disassembly and tests for sve bfscale
instruction according to https://developer.arm.com/documentation/ddi0602
.
DeltaFile
+50-0llvm/test/MC/AArch64/SVE2/bfscale.s
+43-0llvm/test/MC/AArch64/SVE2/bfscale-diagnostics.s
+6-0llvm/test/MC/AArch64/SVE2/directive-cpu-negative.s
+6-0llvm/test/MC/AArch64/SVE2/directive-arch-negative.s
+6-0llvm/test/MC/AArch64/SVE2/directive-arch_extension-negative.s
+5-0llvm/lib/Target/AArch64/SVEInstrFormats.td
+116-04 files not shown
+131-110 files

LLVM/project c5ea7b8mlir/lib/Pass IRPrinting.cpp

[mlir] Avoid repeated hash lookups (NFC) (#113249)

DeltaFile
+1-4mlir/lib/Pass/IRPrinting.cpp
+1-41 files

LLVM/project 5dbfb49lldb/source/Plugins/DynamicLoader/FreeBSD-Kernel DynamicLoaderFreeBSDKernel.cpp

[lldb] Avoid repeated hash lookups (NFC) (#113248)

DeltaFile
+3-3lldb/source/Plugins/DynamicLoader/FreeBSD-Kernel/DynamicLoaderFreeBSDKernel.cpp
+3-31 files

LLVM/project 0690a42llvm/lib/Target/BPF BTFDebug.cpp

[BPF] Avoid repeated map lookups (NFC) (#113247)

DeltaFile
+8-12llvm/lib/Target/BPF/BTFDebug.cpp
+8-121 files

LLVM/project da66f6allvm/tools/llvm-jitlink llvm-jitlink.cpp llvm-jitlink.h

[llvm-jitlink] Use heterogenous lookups with std::map (NFC) (#113245)

DeltaFile
+1-1llvm/tools/llvm-jitlink/llvm-jitlink.cpp
+1-1llvm/tools/llvm-jitlink/llvm-jitlink.h
+2-22 files

LLVM/project ac1a01fllvm/lib/CodeGen CFIFixup.cpp

Reland [CFIFixup] Factor CFI remember/restore insertion into a helper (NFC) (#113328)

The previous submission looked like it triggered build failure
https://lab.llvm.org/buildbot/#/builders/17/builds/3116, but this
appears to be a spurious failure due to a flaky test.
DeltaFile
+30-16llvm/lib/CodeGen/CFIFixup.cpp
+30-161 files

FreeBSD/src f41ef9dsys/dev/acpica acpi.c

ACPI: Implement power button on !x86

ACPI sleep states are only implemented on x86 systems, so having the
ACPI power button attempt to enter "S5" (or other state as configured
via the hw.acpi.power_button_state sysctl) is not useful.

On non-x86 systems, implement the power button with a call to
    shutdown_nice(RB_POWEROFF)
to shut down the system.

Reviewed by:    Andrew
Tested on:      Graviton 2
MFC after:      2 weeks
Sponsored by:   Amazon
Differential Revision:  https://reviews.freebsd.org/D47094
DeltaFile
+9-0sys/dev/acpica/acpi.c
+9-01 files

FreeBSD/ports 8a48baanet/bird2 Makefile

net/bird2:  Bump PORTREVISION after libssh update

Reported by:    Dan Mahoney <dmahoney at isc.org>
DeltaFile
+1-1net/bird2/Makefile
+1-11 files

LLVM/project 1004865mlir/lib/Dialect/Vector/Transforms LowerVectorTransfer.cpp, mlir/test/Conversion/VectorToSCF vector-to-scf.mlir

[mlir][Vector] Support 0-d vectors natively in TransferOpReduceRank (#112907)

Since
https://github.com/llvm/llvm-project/commit/ddf2d62c7dddf1e4a9012d96819ff1ed005fbb05
, 0-d vectors are supported in VectorType. This patch removes 0-d vector
handling with scalars for the TransferOpReduceRank pattern. This pattern
specifically introduces tensor.extract_slice during vectorization,
causing vectorization to not fold transfer_read/transfer_write slices
properly. The changes in vectorization test files reflect this.

There are other places where lowering patterns are still side-stepping
from handling 0-d vectors properly, by turning them into scalars, but
this patch only focuses on the vector.transfer_x patterns.
DeltaFile
+0-21mlir/lib/Dialect/Vector/Transforms/LowerVectorTransfer.cpp
+10-10mlir/test/Dialect/Linalg/vectorize-tensor-extract.mlir
+2-2mlir/test/Conversion/VectorToSCF/vector-to-scf.mlir
+2-2mlir/test/Dialect/Vector/vector-transfer-to-vector-load-store.mlir
+14-354 files

LLVM/project 4c697f7llvm/lib/Transforms/Utils LowerMemIntrinsics.cpp, llvm/test/CodeGen/AMDGPU memmove-var-size.ll lower-mem-intrinsics.ll

[LowerMemIntrinsics] Use i8 GEPs in memcpy/memmove lowering (#112707)

The IR lowering of memcpy/memmove intrinsics uses a target-specific type
for its load/store operations. So far, the loaded and stored addresses
are computed with GEPs based on this type. That is wrong if the
allocation size of the type differs from its store size: The width of
the accesses is determined by the store size, while the GEP stride is
determined by the allocation size. If the allocation size is greater
than the store size, some bytes are not copied/moved.

This patch changes the GEPs to use i8 addressing, with offsets based on
the type's store size. The correctness of the lowering therefore no
longer depends on the type's allocation size.

This is in support of PR #112332, which allows adjusting the memcpy loop
lowering type through a command line argument in the AMDGPU backend.
DeltaFile
+727-736llvm/test/CodeGen/AMDGPU/memmove-var-size.ll
+471-498llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics.ll
+108-107llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp
+93-111llvm/test/CodeGen/AMDGPU/memcpy-crash-issue63986.ll
+77-82llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.memcpy.ll
+1,476-1,5345 files

LLVM/project 4275a73libc/src/__support/macros/properties types.h

[libc] Fix long double is double double const (#113258)

Turns out for double double LDBL_MANT_DIG == 106. This patch fixes the
constant. Should fix the ppc buildbot.

Previously:
https://github.com/llvm/llvm-project/pull/113235
https://github.com/llvm/llvm-project/issues/113237
https://github.com/llvm/llvm-project/pull/91651
DeltaFile
+1-1libc/src/__support/macros/properties/types.h
+1-11 files

LLVM/project 6512a8dllvm/lib/Target/SystemZ/MCTargetDesc SystemZInstPrinter.cpp SystemZInstPrinterCommon.cpp

[SystemZ] Split SystemZInstPrinter to two classes based on Asm dialect (#112975)

In preparation for future work on separating the output of the GNU/HLASM
ASM dialects, we first separate the SystemZInstPrinter classes to two
versions, one for each ASM dialect.

The common code remains in a SystemZInstPrinterCommon class instead.

---------

Co-authored-by: Tony Tao <tonytao at ca.ibm.com>
DeltaFile
+0-266llvm/lib/Target/SystemZ/MCTargetDesc/SystemZInstPrinter.cpp
+246-0llvm/lib/Target/SystemZ/MCTargetDesc/SystemZInstPrinterCommon.cpp
+0-95llvm/lib/Target/SystemZ/MCTargetDesc/SystemZInstPrinter.h
+88-0llvm/lib/Target/SystemZ/MCTargetDesc/SystemZInstPrinterCommon.h
+46-0llvm/lib/Target/SystemZ/MCTargetDesc/SystemZGNUInstPrinter.h
+45-0llvm/lib/Target/SystemZ/MCTargetDesc/SystemZHLASMInstPrinter.h
+425-3618 files not shown
+531-37314 files

HardenedBSD/src 698b8c3share/mk bsd.lib.mk bsd.prog.mk

HBSD: Introduce clang C++ hardening integration

clang/llvm's libc++ provides functionality for additional sanity checks.
Enable these checks for C++ code by enabling extensive mode by default.

Signed-off-by:  Shawn Webb <shawn.webb at hardenedbsd.org>
See-Also:       https://www.youtube.com/watch?v=t7EJTO0-reg
MFC-to:         14-STABLE
DeltaFile
+5-0share/mk/bsd.lib.mk
+5-0share/mk/bsd.prog.mk
+1-0share/mk/src.opts.mk
+11-03 files

FreeNAS/freenas d5606aesrc/middlewared/middlewared/alert base.py, src/middlewared/middlewared/api/base/handler result.py

use by_alias kwarg
DeltaFile
+11-12src/middlewared/middlewared/alert/base.py
+5-1src/middlewared/middlewared/api/base/handler/result.py
+16-132 files

LLVM/project 6761b24clang-tools-extra/docs/clang-tidy/checks/bugprone unchecked-optional-access.rst, clang/include/clang/Analysis/FlowSensitive/Models UncheckedOptionalAccessModel.h

[clang][dataflow] Cache accessors for bugprone-unchecked-optional-access (#112605)

Treat calls to zero-param const methods as having stable return values
(with a cache) to address issue #58510. The cache is invalidated when
non-const methods are called. This uses the infrastructure from PR
#111006.

For now we cache methods returning:
- ref to optional
- optional by value
- booleans

We can extend that to pointers to optional in a next change.
DeltaFile
+196-1clang/unittests/Analysis/FlowSensitive/UncheckedOptionalAccessModelTest.cpp
+131-5clang/lib/Analysis/FlowSensitive/Models/UncheckedOptionalAccessModel.cpp
+12-5clang/include/clang/Analysis/FlowSensitive/Models/UncheckedOptionalAccessModel.h
+10-0clang-tools-extra/docs/clang-tidy/checks/bugprone/unchecked-optional-access.rst
+349-114 files

OpenBSD/ports jStr3r8x11/gtkmm40 Makefile

   Also need graphics/vulkan-loader as a RDEP.

   spottedy by tb@, thanks
VersionDeltaFile
1.15+4-2x11/gtkmm40/Makefile
+4-21 files

NetBSD/src 3JvYgB8distrib/sets/lists/xserver md.hppa

   add xf86-video-ngle
VersionDeltaFile
1.11+3-1distrib/sets/lists/xserver/md.hppa
+3-11 files

FreeNAS/freenas 3dd4105src/middlewared/middlewared/plugins cloud_sync.py, src/middlewared/middlewared/rclone base.py

NAS-131902 / 24.10.1 / Ensure `--multi-thread-cutoff` is at least twice the size of `chunk_size` for B2 (by themylogin) (#14750)

* Revert "Ensure multipart B2 uploads consist of at least 2 parts (#14374)"

This reverts commit c4262a348542c48d177322b7b7f1c362b14dfb4f.

(cherry picked from commit ed2d111fe6d6318b0aaab126dca5b09e3f266598)

* Ensure `--multi-thread-cutoff` is at least twice the size of `chunk_size` for B2

(cherry picked from commit 4ffddd4ec7d51da5958664d8828cf7932478691c)

---------

Co-authored-by: themylogin <themylogin at gmail.com>
DeltaFile
+9-2src/middlewared/middlewared/rclone/remote/b2.py
+5-2src/middlewared/middlewared/rclone/base.py
+1-1src/middlewared/middlewared/plugins/cloud_sync.py
+15-53 files

NetBSD/src OTO9ATlexternal/mit/xorg/server/drivers Makefile

   build the ngle driver on hppa
VersionDeltaFile
1.114+2-2external/mit/xorg/server/drivers/Makefile
+2-21 files

FreeNAS/freenas 352add3src/middlewared/middlewared/plugins cloud_sync.py, src/middlewared/middlewared/rclone base.py

NAS-131902 / 25.04 / Ensure `--multi-thread-cutoff` is at least twice the size of `chunk_size` for B2 (#14749)

* Revert "Ensure multipart B2 uploads consist of at least 2 parts (#14374)"

This reverts commit c4262a348542c48d177322b7b7f1c362b14dfb4f.

* Ensure `--multi-thread-cutoff` is at least twice the size of `chunk_size` for B2
DeltaFile
+9-2src/middlewared/middlewared/rclone/remote/b2.py
+5-2src/middlewared/middlewared/rclone/base.py
+1-1src/middlewared/middlewared/plugins/cloud_sync.py
+15-53 files

FreeNAS/freenas 3ece47fsrc/middlewared/middlewared/api/base/types acl.py __init__.py, src/middlewared/middlewared/api/v25_04_0 acl.py

Begin adding ACL type hints
DeltaFile
+129-0src/middlewared/middlewared/api/v25_04_0/acl.py
+120-0src/middlewared/middlewared/api/base/types/acl.py
+1-0src/middlewared/middlewared/api/base/types/__init__.py
+250-03 files