LLVM/project 975df9c — llvm/test/Transforms/SandboxVectorizer/Passes/Common alignment.ll

[SandboxVec][NFC] Precommit test (#231330)

For a follow-up patch that updates the alignment logic.
DeltaFile
+94-0llvm/test/Transforms/SandboxVectorizer/Passes/Common/alignment.ll
+94-01 files

LLVM/project cfe1b90 — libc/src/stdlib CMakeLists.txt __cxa_thread_atexit_impl.h, libc/test/integration/src/__support/threads double_exit_test.cpp

[libc] Moves __cxa_thread_atexit_impl into proper entrypoint (#229347)

This  PR resolves (#224664).

---------

Co-authored-by: Pavel Labath <pavel at labath.sk>
DeltaFile
+84-0libc/test/integration/src/stdlib/atexit_thread_test.cpp
+30-0libc/src/stdlib/__cxa_thread_atexit_impl.cpp
+25-0libc/src/stdlib/__cxa_thread_atexit_impl.h
+12-0libc/test/integration/src/stdlib/CMakeLists.txt
+11-0libc/src/stdlib/CMakeLists.txt
+5-5libc/test/integration/src/__support/threads/double_exit_test.cpp
+167-511 files not shown
+186-2617 files

LLVM/project 4f792b8 — llvm/lib/Target/AMDGPU AMDGPUInstructionSelector.cpp GCNHazardRecognizer.cpp, llvm/lib/Target/AMDGPU/AsmParser AMDGPUAsmParser.cpp

[AMDGPU] Handle gfx950 v_pk_{add,mul,fma}_f32 invalid op_sel (#231506)

gfx950 v_pk_add/mul/fma_f32 for certain op_sel combinations:

- Case 1 (v_pk_add/mul_f32): src0/src1 both VGPR with op_sel[1:0] ==
2'b10. Adjusted in GCNHazardRecognizer::fixPkF32InvalidOpSel by
commuting src0/src1 in place.
- Case 2/3 (v_pk_fma_f32): op_sel[2:1] == 2'b01, 2'b10, or 2'b11. Fixed
via SIInstrInfo::decomposePkFMAF32, which splits the packed FMA into two
independent scalar v_fma_f32s; wired in from both
SIInstrInfo::legalizeOperandsVOP3 (SelectionDAG) and
AMDGPUInstructionSelector::select's G_FMA case (GlobalISel), both gated
on SIInstrInfo::isLegalPkFMAF32OpSel. A safety net that crashes the
compiler is added in GCNHazardRecognizer::fixPkF32InvalidOpSel.

Also reject the invalid op_sel encodings directly in the assembler
(AMDGPUAsmParser::validateOpSel) so hand-written/inline asm can't encode
them.
DeltaFile
+719-0llvm/test/CodeGen/AMDGPU/gfx950-pk-f32-invalid-op-sel.ll
+132-0llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+49-0llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
+24-0llvm/test/MC/AMDGPU/gfx950_err.s
+16-0llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+16-0llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
+956-03 files not shown
+966-09 files

FreeBSD/ports ec9ea6f — www/py-http-sf distinfo Makefile

www/py-http-sf: update 1.3.0 → 1.3.1
DeltaFile
+7-4www/py-http-sf/Makefile
+3-3www/py-http-sf/distinfo
+10-72 files

FreeBSD/ports 9bcf153 — math/lean4 distinfo Makefile, math/lean4/files patch-tests_CMakeLists.txt patch-stage0_src_CMakeLists.txt

math/lean4: update 4.34.1 → 4.35.0
DeltaFile
+621-441math/lean4/pkg-plist
+19-7math/lean4/files/patch-src_CMakeLists.txt
+7-5math/lean4/distinfo
+10-2math/lean4/Makefile
+12-0math/lean4/files/patch-stage0_src_CMakeLists.txt
+5-5math/lean4/files/patch-tests_CMakeLists.txt
+674-4602 files not shown
+678-4648 files

FreeBSD/ports 13dcfa2 — math/py-PySCIPOpt distinfo Makefile

math/py-PySCIPOpt: update 6.2.1 → 6.3.0
DeltaFile
+3-3math/py-PySCIPOpt/distinfo
+3-3math/py-PySCIPOpt/Makefile
+6-62 files

FreeBSD/ports 2c0d67c — graphics/py-kornia-rs Makefile distinfo, graphics/py-kornia-rs/files Cargo.lock

graphics/py-kornia-rs: update 0.1.14 → 0.2.0
DeltaFile
+17,908-298graphics/py-kornia-rs/files/Cargo.lock
+2,268-2,178graphics/py-kornia-rs/distinfo
+692-649graphics/py-kornia-rs/Makefile
+20,868-3,1253 files

FreeBSD/ports 4e9ee00 — science/py-pygmo2 distinfo Makefile

science/py-pygmo2: update 2.19.8 → 2.20.0
DeltaFile
+10-7science/py-pygmo2/Makefile
+3-3science/py-pygmo2/distinfo
+13-102 files

FreeBSD/ports 39271a8 — science/pagmo2 pkg-plist Makefile, science/pagmo2/files patch-CMakeLists.txt

science/pagmo2: update 2.19.1 → 2.20.0
DeltaFile
+0-33science/pagmo2/files/patch-CMakeLists.txt
+3-3science/pagmo2/distinfo
+2-3science/pagmo2/Makefile
+3-1science/pagmo2/pkg-plist
+8-404 files

FreeBSD/ports 282c14e — math/py-PuLP distinfo Makefile, math/py-PuLP/files patch-pulp_apis_core.py

math/py-PuLP: update 3.3.2 → 4.0.0
DeltaFile
+48-24math/py-PuLP/Makefile
+37-3math/py-PuLP/distinfo
+3-2math/py-PuLP/files/patch-pulp_apis_core.py
+1-1science/py-libpysal/Makefile
+89-304 files

FreeBSD/ports e925884 — devel/py-jsonpickle Makefile distinfo

devel/py-jsonpickle: update 4.1.2 → 4.1.3
DeltaFile
+3-3devel/py-jsonpickle/distinfo
+2-2devel/py-jsonpickle/Makefile
+5-52 files

FreeBSD/ports 34622ca — science/py-probeinterface Makefile distinfo

science/py-probeinterface: update 0.3.2 → 0.4.0
DeltaFile
+3-3science/py-probeinterface/distinfo
+1-1science/py-probeinterface/Makefile
+4-42 files

LLVM/project c3d1b63 — flang/lib/Lower/OpenMP OpenMP.cpp Utils.cpp, flang/test/Lower/OpenMP declare-variant-construct.f90 variant-source-context.f90

[flang][OpenMP] Match variant selectors in the source construct context

The construct context for METADIRECTIVE and DECLARE VARIANT came from
enclosing MLIR operations. It recognized only a few operations, followed
operation nesting instead of source nesting, kept constructs outside an
enclosing TARGET, and used the body context for clause expressions and
loop bounds.

Build the context from the evaluation's source ancestors and from frames
for construct regions entered during lowering:
- A selected METADIRECTIVE replacement stands in for its source construct.
- TARGET discards the outer context.
- Constructs without a selector property still add a nesting level.
- Clause expressions see only enclosing constructs.
- Loop bounds see the leaves that precede the first loop-associated leaf.
- Specification expressions see no construct.

Composite DISTRIBUTE PARALLEL DO [SIMD] now evaluates DISTRIBUTE clauses
before PARALLEL, as in source nesting, and destroys their temporaries

    [5 lines not shown]
DeltaFile
+580-0flang/test/Lower/OpenMP/declare-variant-loop-bounds.f90
+303-0flang/test/Lower/OpenMP/declare-variant-metadirective-context.f90
+211-0flang/test/Lower/OpenMP/variant-source-context.f90
+112-2flang/test/Lower/OpenMP/declare-variant-construct.f90
+86-22flang/lib/Lower/OpenMP/Utils.cpp
+71-18flang/lib/Lower/OpenMP/OpenMP.cpp
+1,363-4212 files not shown
+1,678-5618 files

FreeBSD/ports b9a6a34 — misc/py-litellm Makefile

misc/py-litellm: Relax upper limit of dependency (py-huggingface-hub)
DeltaFile
+2-1misc/py-litellm/Makefile
+2-11 files

FreeBSD/ports 562ffb5 — misc/py-huggingface-hub distinfo Makefile

misc/py-huggingface-hub: Update to 2.2.0

Changelog:
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.16.4
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.17.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.18.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.19.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.20.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.21.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.22.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.23.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.24.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.25.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.26.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.27.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.28.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.29.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.30.0
- https://github.com/huggingface/huggingface_hub/releases/tag/v1.31.0

    [8 lines not shown]
DeltaFile
+6-6misc/py-huggingface-hub/Makefile
+3-3misc/py-huggingface-hub/distinfo
+9-92 files

FreeBSD/ports 3530d1e — net-mgmt/telegraf Makefile distinfo

net-mgmt/telegraf: Update to 1.40.2

Release notes:  https://github.com/influxdata/telegraf/releases/tag/v1.40.2
DeltaFile
+5-5net-mgmt/telegraf/distinfo
+1-2net-mgmt/telegraf/Makefile
+6-72 files

LLVM/project 98dc5e0 — flang/lib/Lower/OpenMP OpenMP.cpp, flang/test/Lower/OpenMP distribute-parallel-do.f90 distribute-parallel-do-simd.f90

[flang][OpenMP] Destroy composite num_threads temporaries once

DISTRIBUTE PARALLEL DO and DISTRIBUTE PARALLEL DO SIMD evaluate the
PARALLEL clause operands before creating omp.parallel, using the
statement context of the dispatch. That context is finalized after the
returned omp.distribute, which is inside the parallel region, so every
thread destroyed the same num_threads temporary, for example for
num_threads(size(f())) where f returns an allocatable.

Evaluate these operands in a separate statement context and finalize it
after omp.parallel.

Fixes #230661

Assisted with Copilot and Claude Opus 5.5
DeltaFile
+27-9flang/lib/Lower/OpenMP/OpenMP.cpp
+32-0flang/test/Lower/OpenMP/distribute-parallel-do.f90
+32-0flang/test/Lower/OpenMP/distribute-parallel-do-simd.f90
+91-93 files

LLVM/project fc6b058 — llvm/test/Transforms/VectorCombine/X86 load-inseltpoison.ll

fixup! Update test cases
DeltaFile
+5-8llvm/test/Transforms/VectorCombine/X86/load-inseltpoison.ll
+5-81 files

NetBSD/pkgsrc ACmDZNY — sysutils/py-puremagic Makefile

   py-puremagic: set PYTHON_SELF_CONFLICT
VersionDeltaFile
1.20+3-1sysutils/py-puremagic/Makefile
+3-11 files

NetBSD/pkgsrc 6HmWTpj — textproc/py-xlsxwriter Makefile

   py-xlsxwriter: set PYTHON_SELF_CONFLICT
VersionDeltaFile
1.81+3-1textproc/py-xlsxwriter/Makefile
+3-11 files

LLVM/project 0a89329 — llvm/lib/Target/VE VEISelLowering.cpp, llvm/test/CodeGen/VE exception-model.ll

VE: Use i32 registers for 32-bit loads in the SjLj dispatch block

Fix verifier errors in exception test. The call site index and the
PIC jump table offset were loaded with ldl.zx, which defines an i32
register, into vregs with the i64 register class.

Co-authored-by: Claude Opus 5.5 <noreply at anthropic.com>
DeltaFile
+19-4llvm/lib/Target/VE/VEISelLowering.cpp
+1-2llvm/test/CodeGen/VE/exception-model.ll
+20-62 files

LLVM/project b6577d3 — llvm/lib/Target/VE/MCTargetDesc VEMCAsmInfo.cpp, llvm/lib/TargetParser Triple.cpp

VE: Default to SjLj exception handling

The clang driver selects SjLj exceptions for VE (96d4ccf00c8f), but the
triple defaulted to no exception model. Make SjLj the default for the
triple and MCAsmInfo so llc agrees with the driver.

Co-authored-by: Claude Opus 5.5 <noreply at anthropic.com>
DeltaFile
+20-0llvm/test/CodeGen/VE/exception-model.ll
+2-2llvm/unittests/TargetParser/TripleTest.cpp
+2-0llvm/lib/TargetParser/Triple.cpp
+1-0llvm/lib/Target/VE/MCTargetDesc/VEMCAsmInfo.cpp
+25-24 files

LLVM/project ffc8779 — llvm/lib/Target/AMDGPU VOP1Instructions.td SIInstrInfo.td

AMDGPU: Add vgpr32_lo16/vgpr32_hi16 OutPatFrags

Add OutPatFrags for extracting a 16-bit half of a value after copying
it to a VGPR_32, and use them for the existing open-coded instances.

Co-authored-by: Claude Opus 5.5 <noreply at anthropic.com>
DeltaFile
+8-8llvm/lib/Target/AMDGPU/VOP3Instructions.td
+6-0llvm/lib/Target/AMDGPU/SIInstrInfo.td
+1-1llvm/lib/Target/AMDGPU/VOP1Instructions.td
+15-93 files

LLVM/project 18f9f72 — llvm/lib/Target/AMDGPU DSInstructions.td VOP3Instructions.td

AMDGPU: Use lo16_to_vgpr32/hi16_to_vgpr32 OutPatFrags (NFC) (#231650)

Replace open-coded REG_SEQUENCE widenings of 16-bit values into a
VGPR_32 with the existing OutPatFrags.

Co-authored-by: Claude Opus 5.5 <noreply at anthropic.com>
DeltaFile
+17-17llvm/lib/Target/AMDGPU/SIInstructions.td
+3-3llvm/lib/Target/AMDGPU/VOP1Instructions.td
+2-2llvm/lib/Target/AMDGPU/VOP3Instructions.td
+1-1llvm/lib/Target/AMDGPU/DSInstructions.td
+23-234 files

NetBSD/pkgsrc GTG9B8X — graphics/gst-plugins1-gl Makefile

   gst-plugins1-gl: fix build on wayland-supported systems
VersionDeltaFile
1.9+4-2graphics/gst-plugins1-gl/Makefile
+4-21 files

NetBSD/pkgsrc 9KhVMqg — multimedia/gst-plugins1-base Makefile.common

   gst-plugins1-base: update for renamed options
VersionDeltaFile
1.52+4-4multimedia/gst-plugins1-base/Makefile.common
+4-41 files

LLVM/project bb80dc2 — llvm/test/CodeGen/X86 mem-cache-hint-dag-combine-i386.ll mem-cache-hint-dag-combine.ll

Update cache hint metadata test after we stopped emitting kill flags in InstrEmitter (#231633)

https://github.com/llvm/llvm-project/commit/6b9cb66aa6c03212e5c107fc5ec2dbb48805764c
stopped emitting kill flags in InstrEmitter and
https://github.com/llvm/llvm-project/pull/225954/ was merged without
rebasing, leading to failures. Update this test.
DeltaFile
+9-9llvm/test/CodeGen/X86/mem-cache-hint-dag-combine.ll
+4-4llvm/test/CodeGen/X86/mem-cache-hint-dag-combine-i386.ll
+13-132 files

LLVM/project 4121de4 — llvm/lib/CodeGen/SelectionDAG SDNodeInfo.cpp

[SelectionDAG] Implement SDTCisVTSmallerThanOp/SDTCisOpSmallerThanOp in SDNodeInfo::verifyNode. (#230679)

I've tried to capture the rules based on what tablegen does:
-Both should be FP or int.
-Both should be vector or scalar.
-If the scalar size is smaller then they contraint is satisified.
-If the scalar size is equal, the total size must be smaller.

We throw an error for comparing the total size of a fixed and
scalable vector. I don't know if we have good examples of what the rules
should be for mixing.

Assisted-by: Claude
DeltaFile
+54-1llvm/lib/CodeGen/SelectionDAG/SDNodeInfo.cpp
+54-11 files

NetBSD/pkgsrc QwKaLR1 — textproc/py-xapian Makefile

   py-xapian: keep old Pythons disabled
VersionDeltaFile
1.23+2-2textproc/py-xapian/Makefile
+2-21 files

GhostBSD/ports e77e9d5 — devel/llvm18 Makefile

devel/llvm18: drop GOLD_PLIST_FILES again

f848297955e2 removed it from llvm16 to llvm22 because LLVMgold.so is
shipped by the -libs port, but merge b7c138dca937 brought it back in
llvm18. Both llvm18 and llvm18-libs then packaged the same file, and
llvm18 depends on llvm18-libs, so installing it would conflict.
DeltaFile
+0-1devel/llvm18/Makefile
+0-11 files