FreeBSD/ports 026e198filesystems/py-libzfs Makefile distinfo

filesystems/py-libzfs: patch collections.Sequence import error

In Python 3.10 collections.Sequence module was moved into the
collections.abc.Sequence module, but nvpair.pxi is still using the old
path.

This patch fixes the import and also keeps backwards compatibility with
<=py3.9.

While I'm here, clean up the Makefile's style, and take maintainership.

PR:             293920
Approved by:    Goran Mekić (maintainer)
Sponsored by:   ConnectWise
Reported by:    js
DeltaFile
+22-20filesystems/py-libzfs/Makefile
+3-1filesystems/py-libzfs/distinfo
+25-212 files

LLVM/project 7724726clang/include/clang/AST TemplateBase.h, clang/lib/AST TemplateBase.cpp TypeLoc.cpp

[clang] fix crash related to missing source locations for converted template arguments

This adds a way to attach source locations to trivially created template
arguments such as packs, or converted expressions when there is no
expression anymore.

This also avoids crashes due to missing source locations.

In a few places where this matters, we already create expressions
from the converted arguments, but this requires access to Sema,
where currently creating trivial typelocs only requires access to
to the ASTContext.

So this creates a new storage kind for TemplateArgumentLocs, where
a single SourceLocation is stored, embedded in the pointer where
possible.

As a drive-by, strenghten asserts by enforcing the TemplateArgumentLocs
are created with the right kinds of locations.

    [2 lines not shown]
DeltaFile
+53-3clang/include/clang/AST/TemplateBase.h
+19-0clang/lib/AST/TemplateBase.cpp
+4-4clang/lib/Sema/SemaExpr.cpp
+7-0clang/test/SemaCXX/type_pack_element.cpp
+2-5clang/lib/AST/TypeLoc.cpp
+3-3clang/lib/Sema/SemaTemplate.cpp
+88-152 files not shown
+90-168 files

LLVM/project 55e6683llvm/lib/Target/AMDGPU AMDGPU.td

[NFC][AMDGPU] Move SWMMAC features into specific target feature sets (#187394)
DeltaFile
+6-4llvm/lib/Target/AMDGPU/AMDGPU.td
+6-41 files

LLVM/project 9044b0fllvm/include/llvm/DebugInfo/CodeView SymbolRecord.h, llvm/lib/DebugInfo/CodeView SymbolDumper.cpp SymbolRecordMapping.cpp

[DebugInfo][CodeView] Support `S_DEFRANGE_REGISTER_REL_INDIR` (#186410)

This adds support for `S_DEFRANGE_REGISTER_REL_INDIR` (as
`DefRangeRegisterRelIndirSym`).
It's to `S_REGREL32_INDIR` what `S_DEFRANGE_REGISTER_REL` is to
`S_REGREL32`. `S_REGREL32_INDIR` was added in #183172.

LLVM only generates `S_LOCAL` for variables and parameters, so we need
this record to specify a range where a variable is indirectly accessed.

I didn't find any PDB where this record is in, so I guessed the layout
based on `S_DEFRANGE_REGISTER_REL` and `S_REGREL32_INDIR`. Locally, I
updated LLVM to generate this where possible, and tested it with the VS
debugger and WinDBG. Both handled the record correctly. This PR doesn't
include the change to debug info generation yet - you can find the
current WIP in
https://github.com/Nerixyz/llvm-project/commit/884072fa17e0361e2e493419a975f2b67c04982a.

The name `OffsetInUdt` comes from DIA

    [4 lines not shown]
DeltaFile
+43-0llvm/include/llvm/DebugInfo/CodeView/SymbolRecord.h
+31-0llvm/test/tools/llvm-pdbutil/Inputs/local-regrel-indir.yaml
+31-0llvm/test/tools/llvm-pdbutil/local-regrel-indir.test
+16-0llvm/lib/DebugInfo/CodeView/SymbolDumper.cpp
+14-0llvm/tools/llvm-pdbutil/MinimalSymbolDumper.cpp
+13-0llvm/lib/DebugInfo/CodeView/SymbolRecordMapping.cpp
+148-03 files not shown
+159-19 files

FreeNAS/freenas b8c0d69src/middlewared/middlewared/alembic/versions/26.0 2026-03-11_18-44_add_interface_fec_mode.py, src/middlewared/middlewared/api/v26_0_0 interface.py

NAS-139477 / 26.0.0-BETA.2 / Add FEC mode configuration to network interfaces (by creatorcary) (#18498)
DeltaFile
+55-1src/middlewared/middlewared/api/v26_0_0/interface.py
+40-1src/middlewared/middlewared/plugins/network.py
+26-0src/middlewared/middlewared/alembic/versions/26.0/2026-03-11_18-44_add_interface_fec_mode.py
+10-0src/middlewared/middlewared/plugins/interface/addresses.py
+131-24 files

FreeNAS/freenas ea02cfcsrc/middlewared/middlewared/utils shutil.py

Remove unused rmtree_on_filesystem method

This commit removes some dead code from middlewared.utils.

(cherry picked from commit 525d93e8b62f9ea8f534149d4f323034cbb60af8)
DeltaFile
+0-12src/middlewared/middlewared/utils/shutil.py
+0-121 files

FreeNAS/freenas d3fa16bsrc/middlewared/middlewared/utils shutil.py

NAS-140363 / 27.0.0-BETA.1 / Remove unused rmtree_on_filesystem method (#18513)

This commit removes some dead code from middlewared.utils.
DeltaFile
+0-12src/middlewared/middlewared/utils/shutil.py
+0-121 files

FreeBSD/src 15ebee7sys/netinet6 nd6_nbr.c nd6.h

ndp: Accept multiple queued ND for non-GRAND NAs

Multiple delayed NAs on the same ifa can occur simultaneously.
Therefore:
* Differentiate between GRAND and solicited replies.
* Cancel previous pending GRAND NA for same ifa.
* Reuse ndq memory for GRAND.
* Free non-GRAND replies immediately.
* Don't limit non-GRAND NAs.

Reviewed by: glebius
Differential Revision: https://reviews.freebsd.org/D55905
DeltaFile
+69-51sys/netinet6/nd6_nbr.c
+4-2sys/netinet6/nd6.h
+73-532 files

LLVM/project 4ea9c1allvm/test/Transforms/LICM call-hoisting.ll

[LICM] Mark load function as willreturn in test (NFC)

To make sure that the tests covering store hoisting are testing
the thing they're supposed to. Otherwise hoisting may fail because
the store can't be speculated, rather than due to memory effects.
DeltaFile
+15-14llvm/test/Transforms/LICM/call-hoisting.ll
+15-141 files

FreeNAS/freenas 8a23f29src/middlewared/middlewared/plugins/zfs tier.py

Add more validation
DeltaFile
+28-7src/middlewared/middlewared/plugins/zfs/tier.py
+28-71 files

FreeNAS/freenas 5448cccsrc/middlewared/middlewared/plugins/failover_ event.py, src/middlewared/middlewared/plugins/iscsi_ scst.py

Suspend iscsi-scstd logins during ALUA failover transition

During failover, iscsi-scstd may accept connections before its
configuration is fully applied, causing permanent rejections. Send
SIGUSR1 before the ALUA transition begins and SIGUSR2 after
clear_suspend completes, ensuring initiators that arrive in the window
receive a retriable error instead.
DeltaFile
+22-0src/middlewared/middlewared/plugins/iscsi_/scst.py
+3-0src/middlewared/middlewared/plugins/failover_/event.py
+25-02 files

LLVM/project 1d854bdllvm/lib/Target/AMDGPU AMDGPURegBankLegalizeRules.cpp, llvm/test/CodeGen/AMDGPU llvm.amdgcn.sendmsg.ll llvm.amdgcn.sendmsg.rtn.ll

AMDGPU/GlobalISel: RegBankLegalize rules for s_sendmsg (#187361)
DeltaFile
+4-5llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.sendmsghalt.mir
+4-5llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.sendmsg.mir
+4-3llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.ll
+7-0llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp
+2-2llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.rtn.ll
+1-2llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-constant.mir
+22-176 files

NetBSD/pkgsrc-wip 2bb1cadwlroots Makefile

wlroot: use OPSYS_VERSION in check
DeltaFile
+1-1wlroots/Makefile
+1-11 files

FreeBSD/src 2fd7680sys/sys elf_common.h

elf_common.h: Sort SHT_ entries

Reviewed by:    jrtc27
Sponsored by:   The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D55488

(cherry picked from commit 0ff08b8c402b3c555125e4c72df0b80b4d084d56)
(cherry picked from commit acf90e2e337572737e73567eacf655e44df760c0)
DeltaFile
+3-2sys/sys/elf_common.h
+3-21 files

FreeBSD/src f31a668sys/sys elf_common.h

sys: Restore sorting in sys/elf_common.h

These various definitions are meant to be kept sorted by machine prefix.

Fixes:  2bb61497ca76 ("elf_common.h: Add definitions for LoongArch ELF files")
(cherry picked from commit b7ef4f4b230f01968473269f280bd7e4e86a3ec9)
(cherry picked from commit 2b6ba65cee4e2e4f0cddfb32c4e21b6e20fa89e6)
DeltaFile
+175-0sys/sys/elf_common.h
+175-01 files

FreeNAS/freenas 655d60bsrc/middlewared/middlewared/alembic/versions/27.0 2026-03-17_14-37_merge.py

remove 27 migration
DeltaFile
+0-24src/middlewared/middlewared/alembic/versions/27.0/2026-03-17_14-37_merge.py
+0-241 files

LLVM/project bdeb18allvm/test/tools/llc mattr-mcpu-help.ll, llvm/tools/llc llc.cpp

[llc] Enable -mattr=help regardless of -mattr order (#187269)

Previously a command like `llc -mtriple=aarch64 -mattr=+zcm-fpr64
-mattr=help` would hang, instead of printing help text and exiting. This
patch provides a fix by relaxing the previous constraint where
`-mattr=help` must have been first among attrs. It can now appear
anywhere.

Includes a test to cover both `-mcpu=help` and `-mattr=help` for llc.
DeltaFile
+35-0llvm/test/tools/llc/mattr-mcpu-help.ll
+1-2llvm/tools/llc/llc.cpp
+36-22 files

LLVM/project 06a33e5. benchmark_build.sh

add benchmark script
DeltaFile
+99-0benchmark_build.sh
+99-01 files

FreeNAS/freenas 18b6314src/middlewared/middlewared/alembic/versions/26.0 2026-03-11_18-44_add_interface_fec_mode.py, src/middlewared/middlewared/alembic/versions/27.0 2026-03-17_14-37_merge.py

NAS-139477 / 27.0.0-BETA.1 / Add FEC mode configuration to network interfaces (#18447)

Exposes Forward Error Correction (FEC) mode as a configurable property
on physical network interfaces. Operators can query which FEC modes a
NIC supports, set a preferred mode, and observe the active mode the
hardware is using.

Feature requested by support for the purpose of fixing interface
connectivity when FEC negotiation with the switch fails. This provides
the customer with a cleaner way to correct the issue than setting up a
custom boot-time script.

Check what modes the NIC supports
```
midclt call interface.available_fec_modes eno8np2
["AUTO", "RS"]
```
Configure RS-FEC
```

    [17 lines not shown]
DeltaFile
+55-1src/middlewared/middlewared/api/v26_0_0/interface.py
+40-1src/middlewared/middlewared/plugins/network.py
+26-0src/middlewared/middlewared/alembic/versions/26.0/2026-03-11_18-44_add_interface_fec_mode.py
+24-0src/middlewared/middlewared/alembic/versions/27.0/2026-03-17_14-37_merge.py
+10-0src/middlewared/middlewared/plugins/interface/addresses.py
+155-25 files

LLVM/project 2ec08b3llvm/lib/Transforms/Vectorize LoadStoreVectorizer.cpp, llvm/test/Transforms/LoadStoreVectorizer/X86 mismatched-gep-stride.ll

[LSV] Added check for mismatched GEP strides in getConstantOffsetComplexAddrs (#186671)

When two GEPs A & B with variable indices have source element types of
different sizes (e.g. i8 vs i32), their offsets cannot be constants.
Currently the `getConstantOffsetComplexAddrs` does not check this and
simply use the stride of GEP A assuming they are equal, resulting in
miscompile.

Add a check that the source element types are the same, otherwise bail
out.

Fixes #186327
DeltaFile
+57-0llvm/test/Transforms/LoadStoreVectorizer/X86/mismatched-gep-stride.ll
+2-1llvm/lib/Transforms/Vectorize/LoadStoreVectorizer.cpp
+59-12 files

LLVM/project 4cbb67allvm/lib/Target/AMDGPU AMDGPUIGroupLP.cpp AMDGPURegBankLegalizeHelper.cpp

[AMDGPU] Use empty() instead of size() comparisons. NFC. (#187424)

Replace `.size() == 0`, `.size() != 0`, and `.size() > 0` with
`.empty()` / `!.empty()` across the AMDGPU backend.
DeltaFile
+5-5llvm/lib/Target/AMDGPU/AMDGPUIGroupLP.cpp
+2-2llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeHelper.cpp
+1-1llvm/lib/Target/AMDGPU/AMDGPULowerModuleLDSPass.cpp
+1-1llvm/lib/Target/AMDGPU/R600MachineCFGStructurizer.cpp
+1-1llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp
+10-105 files

FreeBSD/ports cec47c7mail/thunderbird-esr Makefile, www/firefox Makefile

devel/wasi-libc: bump consumer PORTREVISIONs after update
DeltaFile
+1-1www/tor-browser/Makefile
+1-0www/firefox-esr/Makefile
+1-0www/firefox/Makefile
+1-0www/librewolf/Makefile
+1-0mail/thunderbird-esr/Makefile
+1-0www/waterfox/Makefile
+6-11 files not shown
+7-17 files

FreeBSD/ports 3ec129bdevel Makefile, devel/wasi-libcxx22 pkg-plist Makefile

devel/wasi-libcxx22: add

PR: 293102
DeltaFile
+1,816-0devel/wasi-libcxx22/pkg-plist
+6-0devel/wasi-libcxx22/Makefile
+1-0devel/Makefile
+1,823-03 files

FreeBSD/ports 91dbb77devel/wasi-libc pkg-plist22 Makefile

devel/wasi-libc: add LLVM 22 flavour

PR: 293100
DeltaFile
+225-0devel/wasi-libc/pkg-plist22
+1-1devel/wasi-libc/Makefile
+226-12 files

FreeBSD/ports 3cdf073devel/wasi-libc/files/llvm17 stddef.h, devel/wasi-libc/files/llvm18 stddef.h stdarg.h

wasi: update to sdk-31

- switch to cmake
- stop copying std{arg,def}.h from devel/llvm, not needed
- sync libcxx CMAKE_ARGS
- bump all existing libcxx
DeltaFile
+0-139devel/wasi-libc/files/llvm20/stddef.h
+0-139devel/wasi-libc/files/llvm21/stddef.h
+0-139devel/wasi-libc/files/llvm19/stddef.h
+0-133devel/wasi-libc/files/llvm17/stddef.h
+0-123devel/wasi-libc/files/llvm18/stddef.h
+0-79devel/wasi-libc/files/llvm18/stdarg.h
+0-75285 files not shown
+36-2,45791 files

LLVM/project d0caa41llvm/include/llvm/Target/GlobalISel Combine.td, llvm/test/CodeGen/AArch64 neon-bitwise-instructions.ll neg-selects.ll

[GISel] import pattern `(A-(B-C)) to A+(C-B)` (#181676)

This PR imports the rewrite pattern `(A-(B-C)) to A+(C-B)` from
selectionDAG to GlobalISel.
The rewrite should only trigger when `B-C` is used once.
DeltaFile
+83-0llvm/test/CodeGen/AArch64/GlobalISel/combine-integer.mir
+10-0llvm/include/llvm/Target/GlobalISel/Combine.td
+2-2llvm/test/CodeGen/AArch64/neon-bitwise-instructions.ll
+1-3llvm/test/CodeGen/AArch64/neg-selects.ll
+96-54 files

LLVM/project 9050794llvm/lib/Transforms/Vectorize SLPVectorizer.cpp, llvm/test/Transforms/PhaseOrdering/X86 scalarization.ll scalarization-inseltpoison.ll

[SLP]Improve reductions for copyables/split nodes

The original support for copyables leads to a regression in x264 in
RISCV, this patch improves detection of the copyable candidates by more
precise checking of the profitability and adds and extra check for
splitnode reduction, if it is profitable.

Fixes #184313

Reviewers: hiraditya, RKSimon

Pull Request: https://github.com/llvm/llvm-project/pull/185697
DeltaFile
+79-139llvm/test/Transforms/SLPVectorizer/RISCV/strided-loads-based-reduction.ll
+58-28llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+27-27llvm/test/Transforms/SLPVectorizer/X86/deleted-instructions-clear.ll
+16-20llvm/test/Transforms/SLPVectorizer/X86/PR39774.ll
+8-9llvm/test/Transforms/PhaseOrdering/X86/scalarization.ll
+8-9llvm/test/Transforms/PhaseOrdering/X86/scalarization-inseltpoison.ll
+196-2322 files not shown
+202-2398 files

LLVM/project 593683fmlir/include/mlir/Dialect/OpenACC OpenACCUtilsLoop.h, mlir/lib/Dialect/OpenACC/Utils OpenACCUtilsLoop.cpp OpenACCUtilsCG.cpp

[OpenACC][NFC] Generalize wrapMultiBlockRegionWithSCFExecuteRegion (#187359)

Simplify `wrapMultiBlockRegionWithSCFExecuteRegion` by replacing the
`bool convertFuncReturn` parameter with a generic `getNumSuccessors() ==
0` check. Terminators with no successors are by definition region exit
points, so they can be identified automatically without requiring
callers to specify types. This enables downstream dialects (e.g., CUF
with fir::FirEndOp) to reuse the utility without modifying it.

```
// Before:
wrapMultiBlockRegionWithSCFExecuteRegion(region, mapping, loc, rewriter, /*convertFuncReturn=*/true);

// After:
wrapMultiBlockRegionWithSCFExecuteRegion(region, mapping, loc, rewriter);
```
DeltaFile
+7-10mlir/include/mlir/Dialect/OpenACC/OpenACCUtilsLoop.h
+4-4mlir/unittests/Dialect/OpenACC/OpenACCUtilsLoopTest.cpp
+2-5mlir/lib/Dialect/OpenACC/Utils/OpenACCUtilsLoop.cpp
+1-1mlir/lib/Dialect/OpenACC/Utils/OpenACCUtilsCG.cpp
+14-204 files

FreeBSD/ports 32f9313print/plutobook distinfo Makefile

print/plutobook: Update to 0.16.0

Changelog: https://github.com/plutoprint/plutobook/releases/tag/v0.16.0
DeltaFile
+3-3print/plutobook/distinfo
+1-1print/plutobook/Makefile
+4-42 files

NetBSD/src ESGbpMFusr.sbin/pf/pflogd Makefile

   Define SIZEOF_TIME_T
VersionDeltaFile
1.7+2-2usr.sbin/pf/pflogd/Makefile
+2-21 files