| +7,513 | -7,513 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll |
| +7,427 | -7,427 | llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v8bf16.ll |
| +7,427 | -7,427 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v8f16.ll |
| +7,255 | -7,255 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll |
| +6,967 | -6,967 | llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll |
| +6,967 | -6,967 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v4i64.ll |
| +6,783 | -6,783 | llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll |
| +6,783 | -6,783 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v8f32.ll |
| +6,783 | -6,783 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v8i32.ll |
| +6,649 | -6,649 | llvm/test/CodeGen/AMDGPU/shufflevector.v4bf16.v4bf16.ll |
| +6,649 | -6,649 | llvm/test/CodeGen/AMDGPU/shufflevector.v4f16.v4f16.ll |
| +6,339 | -6,339 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i16.v4i16.ll |
| +5,984 | -5,984 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i32.v4i32.ll |
| +5,984 | -5,984 | llvm/test/CodeGen/AMDGPU/shufflevector.v4p3.v4p3.ll |
| +5,984 | -5,984 | llvm/test/CodeGen/AMDGPU/shufflevector.v4f32.v4f32.ll |
| +4,119 | -4,119 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i64.v4i64.ll |
| +4,119 | -4,119 | llvm/test/CodeGen/AMDGPU/shufflevector.v3p0.v4p0.ll |
| +4,112 | -4,112 | llvm/test/CodeGen/AMDGPU/shufflevector.v3bf16.v4bf16.ll |
| +4,112 | -4,112 | llvm/test/CodeGen/AMDGPU/shufflevector.v3f16.v4f16.ll |
| +4,091 | -4,091 | llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v3p0.ll |
| +4,091 | -4,091 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v3i64.ll |
| +4,011 | -4,011 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i16.v4i16.ll |
| +3,777 | -3,777 | llvm/test/CodeGen/AMDGPU/shufflevector.v3f32.v4f32.ll |
| +3,777 | -3,777 | llvm/test/CodeGen/AMDGPU/shufflevector.v3p3.v4p3.ll |
| +3,777 | -3,777 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i32.v4i32.ll |
| +3,745 | -3,745 | llvm/test/CodeGen/AMDGPU/shufflevector.v4bf16.v3bf16.ll |
| +3,745 | -3,745 | llvm/test/CodeGen/AMDGPU/shufflevector.v4f16.v3f16.ll |
| +3,640 | -3,640 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i16.v3i16.ll |
| +3,531 | -3,531 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i32.v3i32.ll |
| +3,531 | -3,531 | llvm/test/CodeGen/AMDGPU/shufflevector.v4p3.v3p3.ll |
| +3,531 | -3,531 | llvm/test/CodeGen/AMDGPU/shufflevector.v4f32.v3f32.ll |
| +2,840 | -2,840 | llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-agent.ll |
| +2,840 | -2,840 | llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-system.ll |
| +2,696 | -2,696 | llvm/test/CodeGen/AMDGPU/memory-legalizer-global-agent.ll |
| +2,560 | -2,560 | llvm/test/CodeGen/AMDGPU/memory-legalizer-global-system.ll |
| +2,486 | -2,486 | llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-workgroup.ll |
| +2,485 | -2,485 | llvm/test/CodeGen/AMDGPU/memory-legalizer-global-workgroup.ll |
| +2,400 | -2,440 | llvm/test/CodeGen/RISCV/atomic-rmw.ll |
| +2,386 | -2,386 | llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-singlethread.ll |
| +2,354 | -2,354 | llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-wavefront.ll |
| +2,298 | -2,298 | llvm/test/CodeGen/AMDGPU/memory-legalizer-global-singlethread.ll |
| +2,298 | -2,298 | llvm/test/CodeGen/AMDGPU/memory-legalizer-global-wavefront.ll |
| +2,289 | -2,289 | llvm/test/CodeGen/AMDGPU/shufflevector.v3p0.v3p0.ll |
| +2,289 | -2,289 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i64.v3i64.ll |
| +2,256 | -2,256 | llvm/test/CodeGen/AMDGPU/memory-legalizer-local-system.ll |
| +2,256 | -2,256 | llvm/test/CodeGen/AMDGPU/memory-legalizer-local-agent.ll |
| +2,256 | -2,256 | llvm/test/CodeGen/AMDGPU/memory-legalizer-local-workgroup.ll |
| +2,252 | -2,252 | llvm/test/CodeGen/AMDGPU/shufflevector.v3f16.v3f16.ll |
| +2,252 | -2,252 | llvm/test/CodeGen/AMDGPU/shufflevector.v3bf16.v3bf16.ll |
| +2,212 | -2,212 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i16.v3i16.ll |
| +2,146 | -2,146 | llvm/test/CodeGen/AMDGPU/memory-legalizer-local-singlethread.ll |
| +2,146 | -2,146 | llvm/test/CodeGen/AMDGPU/memory-legalizer-local-wavefront.ll |
| +2,237 | -2,031 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll |
| +2,112 | -2,112 | llvm/test/CodeGen/AMDGPU/shufflevector.v3f32.v3f32.ll |
| +2,112 | -2,112 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i32.v3i32.ll |
| +2,112 | -2,112 | llvm/test/CodeGen/AMDGPU/shufflevector.v3p3.v3p3.ll |
| +2,044 | -2,044 | llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmax.ll |
| +2,044 | -2,044 | llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fmin.ll |
| +1,937 | -1,937 | llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v4bf16.ll |
| +1,937 | -1,937 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v4f16.ll |
| +1,904 | -1,904 | llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fsub.ll |
| +1,899 | -1,899 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v4i16.ll |
| +1,788 | -1,788 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v4f32.ll |
| +1,788 | -1,788 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v4i32.ll |
| +1,788 | -1,788 | llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v4p3.ll |
| +1,775 | -1,775 | llvm/test/CodeGen/AMDGPU/shufflevector.v2p0.v4p0.ll |
| +1,775 | -1,775 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v4i64.ll |
| +1,757 | -1,757 | llvm/test/CodeGen/AMDGPU/shufflevector.v4bf16.v2bf16.ll |
| +1,757 | -1,757 | llvm/test/CodeGen/AMDGPU/shufflevector.v4f16.v2f16.ll |
| +1,747 | -1,747 | llvm/test/CodeGen/AMDGPU/global-atomicrmw-fmax.ll |
| +1,747 | -1,747 | llvm/test/CodeGen/AMDGPU/global-atomicrmw-fmin.ll |
| +1,691 | -1,691 | llvm/test/CodeGen/AMDGPU/global-atomicrmw-fsub.ll |
| +1,621 | -1,621 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i16.v2i16.ll |
| +1,572 | -1,618 | llvm/test/CodeGen/RISCV/GlobalISel/wide-scalar-shift-by-byte-multiple-legalization.ll |
| +1,526 | -1,526 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i64.v2i64.ll |
| +1,526 | -1,526 | llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v2p0.ll |
| +1,394 | -1,394 | llvm/test/CodeGen/AMDGPU/flat-atomicrmw-fadd.ll |
| +2,733 | -0 | clang/test/OpenMP/stripe_codegen.cpp |
| +2,629 | -0 | llvm/test/CodeGen/AMDGPU/mai-hazards-gfx942.mir |
| +0 | -2,629 | llvm/test/CodeGen/AMDGPU/mai-hazards-gfx940.mir |
| +1,314 | -1,314 | llvm/test/CodeGen/AMDGPU/global-atomicrmw-fadd.ll |
| +1,281 | -1,281 | llvm/test/CodeGen/AMDGPU/shufflevector.v4i32.v2i32.ll |
| +1,281 | -1,281 | llvm/test/CodeGen/AMDGPU/shufflevector.v4p3.v2p3.ll |
| +1,279 | -1,279 | llvm/test/CodeGen/AMDGPU/shufflevector.v4f32.v2f32.ll |
| +1,194 | -1,194 | llvm/test/CodeGen/AMDGPU/fmaximum3.ll |
| +1,194 | -1,194 | llvm/test/CodeGen/AMDGPU/fminimum3.ll |
| +1,049 | -1,175 | clang/lib/CodeGen/CGObjCMac.cpp |
| +1,103 | -1,103 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v3f16.ll |
| +1,103 | -1,103 | llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v3bf16.ll |
| +1,092 | -1,092 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v3i16.ll |
| +1,092 | -1,092 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i64.v2i64.ll |
| +1,092 | -1,092 | llvm/test/CodeGen/AMDGPU/shufflevector.v3p0.v2p0.ll |
| +1,076 | -1,076 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v3i64.ll |
| +1,076 | -1,076 | llvm/test/CodeGen/AMDGPU/shufflevector.v2p0.v3p0.ll |
| +1,016 | -1,016 | llvm/test/CodeGen/AMDGPU/shufflevector.v3bf16.v2bf16.ll |
| +1,016 | -1,016 | llvm/test/CodeGen/AMDGPU/shufflevector.v3f16.v2f16.ll |
| +1,012 | -1,012 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v3i32.ll |
| +1,012 | -1,012 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v3f32.ll |
| +1,012 | -1,012 | llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v3p3.ll |
| +990 | -990 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i32.v2i32.ll |
| +990 | -990 | llvm/test/CodeGen/AMDGPU/shufflevector.v3p3.v2p3.ll |
| +990 | -990 | llvm/test/CodeGen/AMDGPU/shufflevector.v3f32.v2f32.ll |
| +987 | -987 | llvm/test/CodeGen/AMDGPU/shufflevector.v3i16.v2i16.ll |
| +914 | -914 | llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fadd.ll |
| +778 | -970 | llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll |
| +839 | -839 | llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fmax.ll |
| +839 | -839 | llvm/test/CodeGen/AMDGPU/buffer-fat-pointer-atomicrmw-fmin.ll |
| +794 | -851 | llvm/test/CodeGen/RISCV/rvv/expandload.ll |
| +796 | -796 | llvm/test/CodeGen/AMDGPU/local-atomicrmw-fsub.ll |
| +736 | -736 | llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll |
| +0 | -1,462 | mlir/test/Dialect/Bufferization/Transforms/buffer-deallocation.mlir |
| +689 | -689 | llvm/test/CodeGen/AMDGPU/local-atomicrmw-fmax.ll |
| +689 | -689 | llvm/test/CodeGen/AMDGPU/local-atomicrmw-fmin.ll |
| +650 | -650 | llvm/test/CodeGen/AMDGPU/local-atomicrmw-fadd.ll |
| +642 | -648 | llvm/test/CodeGen/RISCV/atomic-signext.ll |
| +629 | -629 | llvm/test/CodeGen/AMDGPU/GlobalISel/fp64-atomics-gfx90a.ll |
| +586 | -643 | llvm/test/CodeGen/RISCV/pr69586.ll |
| +592 | -592 | llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll |
| +470 | -714 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz-vp.ll |
| +583 | -583 | llvm/test/CodeGen/AMDGPU/fp64-atomics-gfx90a.ll |
| +528 | -626 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz-vp.ll |
| +564 | -564 | llvm/test/CodeGen/AMDGPU/preload-kernargs.ll |
| +1,081 | -0 | llvm/unittests/CodeGen/DroppedVariableStatsMIRTest.cpp |
| +535 | -538 | llvm/test/CodeGen/RISCV/wide-scalar-shift-by-byte-multiple-legalization.ll |
| +530 | -532 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access.ll |
| +0 | -1,058 | llvm/test/MC/AMDGPU/flat-scratch-gfx940.s |
| +1,058 | -0 | llvm/test/MC/AMDGPU/flat-scratch-gfx942.s |
| +0 | -1,057 | llvm/test/MC/Disassembler/AMDGPU/gfx940_flat.txt |
| +1,057 | -0 | llvm/test/MC/Disassembler/AMDGPU/gfx942_flat.txt |
| +500 | -500 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f16.v2f16.ll |
| +500 | -500 | llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v2bf16.ll |
| +502 | -493 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll |
| +493 | -493 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v2i16.ll |
| +492 | -492 | llvm/test/CodeGen/RISCV/push-pop-popret.ll |
| +486 | -486 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v2i64.ll |
| +486 | -486 | llvm/test/CodeGen/AMDGPU/shufflevector.v2p0.v2p0.ll |
| +454 | -454 | llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v2f32.ll |
| +454 | -454 | llvm/test/CodeGen/AMDGPU/shufflevector.v2i32.v2i32.ll |
| +454 | -454 | llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v2p3.ll |
| +438 | -438 | llvm/test/CodeGen/AMDGPU/flat-scratch.ll |
| +430 | -430 | llvm/test/CodeGen/RISCV/abdu.ll |
| +394 | -394 | llvm/test/CodeGen/AMDGPU/flat-scratch-svs.ll |
| +776 | -0 | llvm/test/MC/AMDGPU/gfx942_asm_features.s |
| +0 | -776 | llvm/test/MC/AMDGPU/gfx940_asm_features.s |
| +0 | -759 | mlir/docs/includes/img/nested_branch_example_post_move.svg |
| +371 | -371 | llvm/test/CodeGen/RISCV/bittest.ll |
| +741 | -0 | llvm/test/MC/AMDGPU/mai-gfx942.s |
| +0 | -741 | llvm/test/MC/AMDGPU/mai-gfx940.s |
| +369 | -369 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll |
| +360 | -360 | llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.f64.ll |
| +0 | -717 | mlir/docs/includes/img/nested_branch_example_pre_move.svg |
| +354 | -354 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-f32-agent.ll |
| +0 | -705 | mlir/docs/BufferDeallocationInternals.md |
| +0 | -693 | mlir/lib/Dialect/Bufferization/Transforms/BufferDeallocation.cpp |
| +346 | -346 | llvm/test/CodeGen/RISCV/abds-neg.ll |
| +340 | -340 | llvm/test/CodeGen/AMDGPU/memory-legalizer-fence.ll |
| +333 | -333 | llvm/test/CodeGen/AMDGPU/preload-implicit-kernargs.ll |
| +329 | -329 | llvm/test/CodeGen/RISCV/half-convert.ll |
| +328 | -328 | llvm/test/CodeGen/RISCV/calling-conv-ilp32e.ll |
| +318 | -318 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll |
| +318 | -318 | llvm/test/CodeGen/AMDGPU/insert_vector_elt.v2bf16.ll |
| +313 | -317 | llvm/test/CodeGen/RISCV/atomicrmw-uinc-udec-wrap.ll |
| +314 | -314 | llvm/test/CodeGen/AMDGPU/accvgpr-copy.mir |
| +310 | -310 | llvm/test/CodeGen/AMDGPU/GlobalISel/buffer-atomic-fadd.f64.ll |
| +304 | -308 | llvm/test/CodeGen/RISCV/atomicrmw-cond-sub-clamp.ll |
| +598 | -0 | llvm/test/MC/Disassembler/AMDGPU/gfx942_mai.txt |
| +0 | -598 | llvm/test/MC/Disassembler/AMDGPU/gfx940_mai.txt |
| +298 | -298 | llvm/test/CodeGen/RISCV/vararg.ll |
| +282 | -294 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop-vp.ll |
| +284 | -284 | llvm/test/CodeGen/RISCV/callee-saved-gprs.ll |
| +274 | -274 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-f32-system.ll |
| +0 | -545 | llvm/test/MC/Disassembler/AMDGPU/gfx940_features.txt |
| +545 | -0 | llvm/test/MC/Disassembler/AMDGPU/gfx942_features.txt |
| +264 | -264 | llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.ll |
| +259 | -261 | llvm/test/CodeGen/RISCV/wide-scalar-shift-legalization.ll |
| +254 | -254 | llvm/test/CodeGen/RISCV/rvv/fpclamptosat_vec.ll |
| +486 | -3 | llvm/test/CodeGen/AMDGPU/peephole-opt-fold-reg-sequence-subreg.mir |
| +242 | -242 | llvm/test/CodeGen/AMDGPU/bf16-conversions.ll |
| +218 | -264 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll |
| +240 | -240 | llvm/test/CodeGen/AMDGPU/memory-legalizer-fence-mmra-global.ll |
| +238 | -238 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll |
| +235 | -235 | llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.gfx10.ll |
| +128 | -338 | llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-vcvt.ll |
| +0 | -461 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx940.ll |
| +461 | -0 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx942.ll |
| +456 | -0 | mlir/lib/Conversion/ComplexCommon/DivisionConverter.cpp |
| +224 | -224 | llvm/test/CodeGen/AMDGPU/GlobalISel/atomicrmw_fmax.ll |
| +224 | -224 | llvm/test/CodeGen/AMDGPU/GlobalISel/atomicrmw_fmin.ll |
| +223 | -223 | llvm/test/CodeGen/AMDGPU/neighboring-mfma-padding.mir |
| +0 | -435 | mlir/docs/includes/img/region_branch_example_pre_move.svg |
| +214 | -207 | llvm/test/CodeGen/RISCV/rvv/nearbyint-vp.ll |
| +0 | -419 | mlir/docs/includes/img/branch_example_post_move.svg |
| +413 | -0 | llvm/test/CodeGen/AMDGPU/reg-sequence-like-v-pk-mov-b32.mir |
| +0 | -409 | mlir/docs/includes/img/branch_example_pre_move.svg |
| +185 | -223 | clang/lib/CodeGen/CodeGenFunction.h |
| +207 | -201 | llvm/test/CodeGen/RISCV/rvv/bswap-vp.ll |
| +196 | -205 | llvm/test/CodeGen/RISCV/srem-vector-lkk.ll |
| +220 | -179 | llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll |
| +388 | -0 | llvm/test/CodeGen/Thumb2/bf16-pcs.ll |
| +195 | -191 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse-vp.ll |
| +192 | -192 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect.ll |
| +184 | -180 | llvm/test/CodeGen/RISCV/rvv/bitreverse-vp.ll |
| +360 | -0 | llvm/test/CodeGen/Thumb2/fp16-pcs.ll |
| +249 | -100 | llvm/test/Analysis/LoopAccessAnalysis/non-constant-distance-backward.ll |
| +169 | -180 | llvm/test/CodeGen/RISCV/urem-vector-lkk.ll |
| +174 | -174 | llvm/test/CodeGen/RISCV/fpclamptosat.ll |
| +171 | -171 | llvm/test/CodeGen/RISCV/memcmp.ll |
| +171 | -171 | llvm/test/CodeGen/RISCV/memcmp-optsize.ll |
| +172 | -164 | llvm/test/CodeGen/RISCV/rvv/cttz-sdnode.ll |
| +331 | -0 | llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.mfma.gfx942.mir |
| +0 | -331 | llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.mfma.gfx940.mir |
| +162 | -168 | llvm/test/CodeGen/RISCV/llvm.frexp.ll |
| +323 | -1 | llvm/test/CodeGen/LoongArch/statepoint-call-lowering.ll |
| +164 | -160 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap-vp.ll |
| +162 | -162 | llvm/test/CodeGen/RISCV/abdu-neg.ll |
| +80 | -243 | llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-cvt.ll |
| +138 | -184 | llvm/test/CodeGen/RISCV/rvv/setcc-fp-vp.ll |
| +290 | -26 | clang/lib/Sema/SemaOpenMP.cpp |
| +158 | -158 | llvm/test/CodeGen/AMDGPU/memory-legalizer-fence-mmra-local.ll |
| +268 | -38 | llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp |
| +156 | -149 | llvm/test/CodeGen/RISCV/rvv/ceil-vp.ll |
| +156 | -149 | llvm/test/CodeGen/RISCV/rvv/roundtozero-vp.ll |
| +156 | -149 | llvm/test/CodeGen/RISCV/rvv/roundeven-vp.ll |
| +156 | -149 | llvm/test/CodeGen/RISCV/rvv/round-vp.ll |
| +156 | -149 | llvm/test/CodeGen/RISCV/rvv/floor-vp.ll |
| +303 | -0 | mlir/test/Conversion/ComplexToLLVM/complex-range-option.mlir |
| +150 | -150 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-rmw-fadd.ll |
| +150 | -150 | llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.f32-rtn.ll |
| +150 | -150 | llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.v2f16-rtn.ll |
| +149 | -149 | llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-nontemporal.ll |
| +146 | -146 | llvm/test/CodeGen/RISCV/forced-atomics.ll |
| +0 | -291 | llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select-gfx940.ll |
| +291 | -0 | llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select-gfx942.ll |
| +145 | -145 | llvm/test/CodeGen/RISCV/stack-store-check.ll |
| +144 | -144 | llvm/test/CodeGen/AMDGPU/madak.ll |
| +142 | -142 | llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.v2f16-no-rtn.ll |
| +142 | -142 | llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.f32-no-rtn.ll |
| +277 | -0 | mlir/test/Conversion/ComplexToStandard/complex-range-option.mlir |
| +140 | -136 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-lrint.ll |
| +80 | -193 | llvm/test/Instrumentation/MemorySanitizer/scmp.ll |
| +135 | -135 | llvm/test/CodeGen/AMDGPU/eliminate-frame-index-v-add-co-u32.mir |
| +134 | -134 | llvm/test/CodeGen/AMDGPU/local-stack-alloc-add-references.gfx8.mir |
| +130 | -130 | llvm/test/CodeGen/AMDGPU/memory-legalizer-local-nontemporal.ll |
| +129 | -129 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomicrmw-flat-noalias-addrspace.ll |
| +128 | -128 | llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-ilp32d-common.ll |
| +128 | -128 | llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll |
| +126 | -126 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll |
| +124 | -124 | llvm/test/CodeGen/AMDGPU/memory-legalizer-global-nontemporal.ll |
| +124 | -124 | llvm/test/CodeGen/AMDGPU/GlobalISel/buffer-atomic-fadd.v2f16-rtn.ll |
| +124 | -124 | llvm/test/CodeGen/AMDGPU/GlobalISel/buffer-atomic-fadd.f32-rtn.ll |
| +124 | -124 | llvm/test/CodeGen/AMDGPU/memory-legalizer-private-nontemporal.ll |
| +123 | -123 | llvm/test/CodeGen/RISCV/rvv/ctlz-sdnode.ll |
| +245 | -0 | llvm/test/Analysis/LoopAccessAnalysis/retry-runtime-checks-after-dependence-analysis.ll |
| +122 | -122 | llvm/test/CodeGen/AMDGPU/flat-atomic-fadd.f64.ll |
| +0 | -243 | llvm/test/CodeGen/AMDGPU/gfx940-hazards.mir |
| +243 | -0 | llvm/test/CodeGen/AMDGPU/gfx942-hazards.mir |
| +109 | -132 | llvm/test/CodeGen/RISCV/rvv/fshr-fshl-vp.ll |
| +35 | -206 | mlir/lib/Conversion/ComplexToStandard/ComplexToStandard.cpp |
| +119 | -119 | llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-nontemporal-metadata.ll |
| +63 | -172 | llvm/test/Instrumentation/MemorySanitizer/AArch64/qshrn.ll |
| +117 | -117 | llvm/test/CodeGen/RISCV/rotl-rotr.ll |
| +116 | -116 | llvm/test/CodeGen/AMDGPU/GlobalISel/buffer-atomic-fadd.v2f16-no-rtn.ll |
| +116 | -116 | llvm/test/CodeGen/AMDGPU/GlobalISel/buffer-atomic-fadd.f32-no-rtn.ll |
| +0 | -228 | llvm/include/llvm/Passes/DroppedVariableStats.h |
| +68 | -160 | llvm/test/Instrumentation/MemorySanitizer/ucmp.ll |
| +223 | -0 | llvm/test/tools/llvm-mca/AMDGPU/gfx942-mfma.s |
| +0 | -223 | llvm/test/tools/llvm-mca/AMDGPU/gfx940-mfma.s |
| +221 | -0 | llvm/test/CodeGen/SPIRV/validate/triton-tut-softmax-kernel.ll |
| +109 | -112 | llvm/test/CodeGen/PowerPC/umulo-128-legalisation-lowering.ll |
| +54 | -152 | llvm/test/Instrumentation/MemorySanitizer/AArch64/arm64-vmovn.ll |
| +103 | -103 | llvm/test/CodeGen/AMDGPU/copy_phys_vgpr64.mir |
| +118 | -88 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-shuffles.ll |
| +102 | -102 | llvm/test/CodeGen/RISCV/abds.ll |
| +102 | -102 | llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-rtn.ll |
| +202 | -0 | clang/test/OpenMP/stripe_ast_print.cpp |
| +100 | -100 | llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll |
| +97 | -97 | llvm/test/CodeGen/AMDGPU/idemponent-atomics.ll |
| +97 | -97 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd_nortn.ll |
| +97 | -97 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd_rtn.ll |
| +96 | -96 | llvm/test/CodeGen/RISCV/rvv/bitreverse-sdnode.ll |
| +96 | -96 | llvm/test/CodeGen/RISCV/GlobalISel/combine-neg-abs.ll |
| +95 | -95 | llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f32-rtn.ll |
| +0 | -190 | llvm/test/CodeGen/AMDGPU/fp-atomics-gfx940.ll |
| +190 | -0 | llvm/test/CodeGen/AMDGPU/fp-atomics-gfx942.ll |
| +77 | -110 | llvm/test/CodeGen/RISCV/rvv/fmaximum-vp.ll |
| +77 | -110 | llvm/test/CodeGen/RISCV/rvv/fminimum-vp.ll |
| +93 | -93 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-nearbyint-vp.ll |
| +130 | -54 | llvm/lib/Target/PowerPC/PPCISelLowering.cpp |
| +73 | -109 | llvm/test/CodeGen/RISCV/rvv/calling-conv-fastcc.ll |
| +90 | -90 | llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll |
| +88 | -88 | llvm/test/CodeGen/RISCV/rvv/umulo-sdnode.ll |
| +86 | -86 | llvm/test/CodeGen/RISCV/rvv/fnearbyint-sdnode.ll |
| +84 | -84 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundeven-vp.ll |
| +163 | -5 | clang/test/AST/ast-dump-templates.cpp |
| +84 | -84 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ceil-vp.ll |
| +84 | -84 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-floor-vp.ll |
| +84 | -84 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-round-vp.ll |
| +84 | -84 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-roundtozero-vp.ll |
| +28 | -137 | llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll |
| +82 | -82 | llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f32-no-rtn.ll |
| +163 | -0 | clang/test/OpenMP/stripe_messages.cpp |
| +163 | -0 | llvm/test/Transforms/LoopVectorize/AArch64/partial-reduce-sub.ll |
| +81 | -81 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpgather.ll |
| +32 | -125 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect-vp.ll |
| +78 | -78 | llvm/test/CodeGen/RISCV/zdinx-boundary-check.ll |
| +97 | -56 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-changes-length.ll |
| +30 | -123 | llvm/test/CodeGen/RISCV/rvv/vfmuladd-vp.ll |
| +74 | -74 | llvm/test/CodeGen/RISCV/rvv/bswap-sdnode.ll |
| +74 | -74 | llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f32-no-rtn.ll |
| +147 | -0 | llvm/lib/IR/DroppedVariableStats.cpp |
| +108 | -37 | llvm/test/Transforms/SLPVectorizer/X86/bool-mask.ll |
| +88 | -57 | mlir/test/Dialect/Math/expand-math.mlir |
| +72 | -72 | llvm/test/CodeGen/RISCV/unaligned-load-store.ll |
| +144 | -0 | llvm/test/Transforms/InstCombine/ashr-lshr.ll |
| +80 | -64 | llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll |
| +143 | -0 | flang/lib/Optimizer/OpenACC/FIROpenACCTypeInterfaces.cpp |
| +71 | -71 | llvm/test/CodeGen/RISCV/GlobalISel/double-arith.ll |
| +74 | -66 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll |
| +70 | -70 | llvm/test/CodeGen/AMDGPU/local-stack-alloc-add-references.gfx9.mir |
| +68 | -72 | llvm/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-common.ll |
| +30 | -108 | llvm/test/CodeGen/RISCV/rvv/vselect-vp.ll |
| +68 | -68 | llvm/test/CodeGen/RISCV/GlobalISel/vararg.ll |
| +136 | -0 | llvm/include/llvm/IR/DroppedVariableStats.h |
| +68 | -68 | llvm/test/CodeGen/RISCV/iabs.ll |
| +68 | -68 | llvm/test/CodeGen/RISCV/atomic-rmw-discard.ll |
| +132 | -0 | llvm/lib/IR/DroppedVariableStatsIR.cpp |
| +0 | -132 | llvm/test/CodeGen/AMDGPU/GlobalISel/fp-atomics-gfx940.ll |
| +132 | -0 | llvm/test/CodeGen/AMDGPU/GlobalISel/fp-atomics-gfx942.ll |
| +66 | -66 | llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f64.ll |
| +65 | -65 | llvm/test/CodeGen/RISCV/urem-seteq-illegal-types.ll |
| +64 | -64 | llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.f64.ll |
| +64 | -64 | llvm/lib/Target/AMDGPU/SIProgramInfo.h |
| +64 | -64 | llvm/test/CodeGen/RISCV/double-convert.ll |
| +0 | -127 | llvm/test/MC/AMDGPU/gfx940_err.s |
| +127 | -0 | llvm/test/MC/AMDGPU/gfx942_err.s |
| +55 | -72 | clang/lib/CodeGen/CGObjCRuntime.h |
| +62 | -63 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll |
| +62 | -62 | llvm/test/CodeGen/RISCV/memmove.ll |
| +60 | -62 | llvm/test/CodeGen/RISCV/memset-pattern.ll |
| +66 | -54 | llvm/test/Transforms/LoopVectorize/AArch64/partial-reduce-chained.ll |
| +60 | -60 | llvm/test/CodeGen/PowerPC/aix-tls-le-ldst-longlong.ll |
| +57 | -63 | llvm/test/CodeGen/RISCV/half-fcmp-strict.ll |
| +59 | -59 | llvm/test/CodeGen/RISCV/rvv/fceil-sdnode.ll |
| +59 | -59 | llvm/test/CodeGen/RISCV/rvv/fround-sdnode.ll |
| +59 | -59 | llvm/test/CodeGen/RISCV/rvv/ffloor-sdnode.ll |
| +59 | -59 | llvm/test/CodeGen/RISCV/rvv/froundeven-sdnode.ll |
| +52 | -64 | llvm/test/CodeGen/RISCV/rvv/fminimum-sdnode.ll |
| +52 | -64 | llvm/test/CodeGen/RISCV/rvv/fmaximum-sdnode.ll |
| +58 | -58 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-f64-agent.ll |
| +58 | -56 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-llrint.ll |
| +56 | -56 | llvm/test/CodeGen/RISCV/fp128.ll |
| +31 | -80 | llvm/lib/IR/DIBuilder.cpp |
| +55 | -55 | llvm/test/CodeGen/RISCV/rv32zbb.ll |
| +54 | -54 | llvm/test/CodeGen/RISCV/GlobalISel/float-arith.ll |
| +53 | -52 | llvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll |
| +105 | -0 | llvm/test/Transforms/SLPVectorizer/X86/same-values-sub-node-with-poisons.ll |
| +52 | -52 | llvm/test/CodeGen/AMDGPU/global-atomic-fadd.v2f16-rtn.ll |
| +24 | -80 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vscale-range.ll |
| +52 | -52 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.ll |
| +51 | -51 | llvm/test/CodeGen/AMDGPU/build_vector.ll |
| +12 | -90 | llvm/test/MC/AArch64/armv9.6a-lsui.s |
| +0 | -101 | llvm/include/llvm/Passes/DroppedVariableStatsIR.h |
| +50 | -50 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-v2f16-agent.ll |
| +50 | -50 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-v2bf16-agent.ll |
| +49 | -49 | llvm/test/CodeGen/RISCV/bfloat-convert.ll |
| +49 | -49 | llvm/test/CodeGen/RISCV/rvv/cttz-vp.ll |
| +49 | -49 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven.ll |
| +49 | -49 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround.ll |
| +48 | -48 | llvm/test/CodeGen/AMDGPU/uniform-select.ll |
| +48 | -48 | llvm/test/CodeGen/AMDGPU/flat-atomic-fadd.f32.ll |
| +48 | -48 | llvm/test/CodeGen/AMDGPU/global-atomic-fadd.v2f16-no-rtn.ll |
| +48 | -48 | llvm/test/CodeGen/RISCV/rvv/double-round-conv.ll |
| +48 | -48 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-trunc-vp.ll |
| +48 | -48 | llvm/test/CodeGen/RISCV/rvv/vector-interleave-fixed.ll |
| +95 | -0 | llvm/lib/CodeGen/DroppedVariableStatsMIR.cpp |
| +0 | -94 | llvm/lib/Passes/DroppedVariableStatsIR.cpp |
| +46 | -46 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-f64-system.ll |
| +46 | -46 | llvm/test/CodeGen/RISCV/calling-conv-lp64-lp64f-lp64d-common.ll |
| +46 | -46 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpscatter.ll |
| +86 | -6 | mlir/test/Dialect/Affine/loop-fusion-4.mlir |
| +45 | -45 | llvm/test/CodeGen/AMDGPU/GlobalISel/flat-atomic-fadd.v2f16.ll |
| +63 | -27 | .github/workflows/release-asset-audit.py |
| +89 | -0 | llvm/include/llvm/IR/DroppedVariableStatsIR.h |
| +60 | -28 | mlir/lib/Dialect/Math/Transforms/ExpandPatterns.cpp |
| +56 | -31 | clang/docs/HLSL/FunctionCalls.rst |
| +43 | -43 | llvm/test/CodeGen/AMDGPU/GlobalISel/flat-atomic-fadd.f32.ll |
| +85 | -0 | llvm/test/Transforms/FunctionAttrs/sendmsg-nocallback.ll |
| +42 | -42 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-v2bf16-system.ll |
| +38 | -46 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum-vp.ll |
| +38 | -46 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum-vp.ll |
| +42 | -42 | llvm/test/CodeGen/RISCV/double-round-conv-sat.ll |
| +42 | -42 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-formation.ll |
| +42 | -42 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-v2f16-system.ll |
| +84 | -0 | libc/include/stdfix.yaml |
| +68 | -15 | lld/test/ELF/bp-section-orderer.s |
| +56 | -26 | llvm/test/CodeGen/PowerPC/uaddo-64.ll |
| +40 | -40 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmuladd-vp.ll |
| +78 | -2 | clang/include/clang/AST/StmtOpenMP.h |
| +40 | -40 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll |
| +40 | -40 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfma-vp.ll |
| +40 | -40 | llvm/test/CodeGen/RISCV/rvv/fnearbyint-constrained-sdnode.ll |
| +79 | -0 | llvm/test/MC/AMDGPU/mimg-err-gfx942.s |
| +0 | -79 | llvm/test/MC/AMDGPU/mimg-err-gfx940.s |
| +3 | -75 | mlir/include/mlir/Dialect/Bufferization/Transforms/Passes.td |
| +13 | -65 | llvm/test/CodeGen/RISCV/rvv/setcc-int-vp.ll |
| +39 | -39 | llvm/test/CodeGen/RISCV/rvv/vpscatter-sdnode.ll |
| +32 | -46 | mlir/include/mlir/Dialect/OpenACC/OpenACCOps.td |
| +38 | -38 | llvm/test/CodeGen/RISCV/rvv/memcpy-inline.ll |
| +70 | -6 | llvm/lib/Transforms/Instrumentation/MemorySanitizer.cpp |
| +39 | -37 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int-vp.ll |
| +37 | -37 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.lds.ll |
| +36 | -38 | llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll |
| +36 | -37 | llvm/test/CodeGen/RISCV/rvv/vfptrunc-vp.ll |
| +36 | -37 | llvm/test/CodeGen/RISCV/rvv/vtrunc-vp.ll |
| +36 | -36 | llvm/test/CodeGen/RISCV/shift-amount-mod.ll |
| +36 | -36 | llvm/test/CodeGen/RISCV/condops.ll |
| +35 | -35 | llvm/test/CodeGen/RISCV/select-cc.ll |
| +38 | -31 | mlir/test/mlir-runner/test-expand-math-approx.mlir |
| +31 | -38 | llvm/test/CodeGen/RISCV/rvv/fixed-vector-i8-index-cornercase.ll |
| +30 | -38 | llvm/test/CodeGen/RISCV/tail-calls.ll |
| +43 | -24 | llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-load.ll |
| +36 | -31 | mlir/lib/Dialect/Tensor/IR/TensorOps.cpp |
| +33 | -33 | llvm/test/MC/AMDGPU/gfx950_asm_vop1.s |
| +33 | -33 | llvm/test/CodeGen/RISCV/rvv/dont-sink-splat-operands.ll |
| +32 | -32 | llvm/test/CodeGen/AMDGPU/GlobalISel/flat-atomic-fadd.f64.ll |
| +55 | -9 | llvm/test/CodeGen/AMDGPU/no-hsa-graphics-shaders.ll |
| +32 | -32 | llvm/test/CodeGen/RISCV/rvv/vl-opt-instrs.ll |
| +19 | -44 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-int-vp.ll |
| +31 | -31 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.atomic.fadd_nortn.ll |
| +31 | -31 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.atomic.fadd_rtn.ll |
| +31 | -31 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fnearbyint-constrained-sdnode.ll |
| +31 | -31 | llvm/test/CodeGen/RISCV/rvv/concat-vector-insert-elt.ll |
| +36 | -25 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-subvector.ll |
| +47 | -13 | llvm/test/Analysis/LoopAccessAnalysis/multiple-strides-rt-memory-checks.ll |
| +30 | -30 | llvm/test/CodeGen/RISCV/shl-cttz.ll |
| +30 | -30 | llvm/test/CodeGen/RISCV/overflow-intrinsics.ll |
| +60 | -0 | clang/test/Driver/sparc-ias-Wa.s |
| +30 | -30 | llvm/test/CodeGen/RISCV/rvv/ctlz-vp.ll |
| +18 | -41 | clang/unittests/Analysis/FlowSensitive/CachedConstAccessorsLatticeTest.cpp |
| +59 | -0 | llvm/include/llvm/CodeGen/DroppedVariableStatsMIR.h |
| +57 | -2 | llvm/test/Transforms/SandboxVectorizer/bottomup_basic.ll |
| +27 | -31 | llvm/test/CodeGen/RISCV/rvv/vxrm-insert-out-of-loop.ll |
| +27 | -31 | clang/include/clang/AST/Mangle.h |
| +58 | -0 | libc/test/src/stdfix/CountlsTest.h |
| +30 | -27 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-shuffles.ll |
| +42 | -15 | mlir/lib/Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp |
| +24 | -32 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fmaximum.ll |
| +28 | -28 | llvm/test/CodeGen/RISCV/rvv/vscale-vw-web-simplification.ll |
| +24 | -32 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fminimum.ll |
| +28 | -28 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-elen.ll |
| +27 | -29 | llvm/test/CodeGen/RISCV/shifts.ll |
| +26 | -30 | llvm/test/CodeGen/RISCV/neg-abs.ll |
| +26 | -28 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-interleaved-access-zve32x.ll |
| +11 | -43 | llvm/test/CodeGen/RISCV/rvv/mscatter-sdnode.ll |
| +27 | -27 | llvm/test/CodeGen/AMDGPU/atomicrmw-expand.ll |
| +27 | -27 | llvm/test/CodeGen/NVPTX/prefetch.ll |
| +33 | -19 | llvm/lib/Target/SPIRV/SPIRVEmitIntrinsics.cpp |
| +20 | -32 | llvm/test/CodeGen/RISCV/double-fcmp-strict.ll |
| +8 | -44 | llvm/include/llvm/IR/DIBuilder.h |
| +4 | -48 | libcxx/utils/ci/run-buildbot |
| +36 | -16 | mlir/lib/Dialect/Affine/Transforms/LoopFusion.cpp |
| +24 | -27 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv-fastcc.ll |
| +20 | -31 | lldb/source/Symbol/Block.cpp |
| +34 | -16 | llvm/test/CodeGen/PowerPC/uaddo-32.ll |
| +25 | -25 | llvm/test/CodeGen/RISCV/rvv/fround-constrained-sdnode.ll |
| +25 | -25 | llvm/test/MC/AMDGPU/gfx950_asm_vop3.s |
| +25 | -25 | llvm/test/CodeGen/RISCV/rvv/ffloor-constrained-sdnode.ll |
| +25 | -25 | llvm/test/CodeGen/RISCV/rvv/fceil-constrained-sdnode.ll |
| +25 | -25 | llvm/test/CodeGen/RISCV/rvv/froundeven-constrained-sdnode.ll |
| +25 | -25 | llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.v2f16-rtn.ll |
| +26 | -24 | llvm/test/Transforms/SLPVectorizer/X86/horizontal-list.ll |
| +49 | -0 | flang/test/Fir/OpenACC/openacc-type-categories.f90 |
| +24 | -24 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ffloor-constrained-sdnode.ll |
| +24 | -24 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fceil-constrained-sdnode.ll |
| +48 | -0 | mlir/include/mlir/Conversion/ComplexCommon/DivisionConverter.h |
| +24 | -24 | llvm/test/CodeGen/PowerPC/aix-tls-gd-longlong.ll |
| +24 | -24 | llvm/lib/CodeGen/RegAllocGreedy.cpp |
| +34 | -14 | mlir/lib/Conversion/GPUToROCDL/LowerGpuOpsToROCDLOps.cpp |
| +24 | -24 | libc/src/__support/fixed_point/fx_rep.h |
| +24 | -24 | llvm/test/Analysis/CostModel/AArch64/sve-intrinsics.ll |
| +38 | -10 | mlir/include/mlir/Conversion/Passes.td |
| +24 | -24 | llvm/test/CodeGen/AMDGPU/smfmac_no_agprs.ll |
| +24 | -24 | llvm/test/CodeGen/RISCV/half-convert-strict.ll |
| +24 | -24 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-froundeven-constrained-sdnode.ll |
| +24 | -24 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fround-constrained-sdnode.ll |
| +28 | -19 | llvm/lib/IR/DebugInfo.cpp |
| +22 | -24 | llvm/test/CodeGen/RISCV/rvv/named-vector-shuffle-reverse.ll |
| +0 | -46 | llvm/test/MC/AMDGPU/mai-err-gfx940.s |
| +46 | -0 | llvm/test/MC/AMDGPU/mai-err-gfx942.s |
| +23 | -23 | llvm/test/CodeGen/AMDGPU/GlobalISel/global-atomic-fadd.v2f16-no-rtn.ll |
| +45 | -0 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.xf32.gfx942.ll |
| +0 | -45 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.xf32.gfx940.ll |
| +22 | -22 | llvm/test/CodeGen/RISCV/rvv/pr125306.ll |
| +22 | -22 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsubu.ll |
| +22 | -22 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsub.ll |
| +22 | -22 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll |
| +44 | -0 | flang-rt/unittests/Runtime/Pointer.cpp |
| +44 | -0 | llvm/test/CodeGen/DirectX/ShaderFlags/disable-opt-lib.ll |
| +34 | -10 | llvm/lib/Target/PowerPC/PPCInstrInfo.td |
| +25 | -19 | mlir/lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp |
| +22 | -22 | llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll |
| +43 | -0 | lldb/test/API/functionalities/thread/finish-from-empty-func/TestEmptyFuncThreadStepOut.py |
| +16 | -26 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin-vp.ll |
| +16 | -26 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax-vp.ll |
| +16 | -26 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vcopysign-vp.ll |
| +21 | -21 | llvm/test/CodeGen/RISCV/rvv/vp-vector-interleaved-access.ll |
| +21 | -21 | llvm/test/CodeGen/RISCV/llvm.exp10.ll |
| +20 | -21 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-exact-vlen.ll |
| +12 | -29 | llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll |
| +41 | -0 | llvm/lib/Target/RISCV/RISCVISelLowering.cpp |
| +20 | -20 | llvm/test/CodeGen/RISCV/GlobalISel/add-imm.ll |
| +20 | -20 | llvm/test/CodeGen/AMDGPU/back-off-barrier-subtarget-feature.ll |
| +20 | -20 | llvm/test/CodeGen/RISCV/fp-fcanonicalize.ll |
| +0 | -40 | clang/include/clang/Analysis/FlowSensitive/CachedConstAccessorsLattice.h |
| +20 | -20 | llvm/test/CodeGen/RISCV/rvv/urem-seteq-vec.ll |
| +20 | -20 | llvm/test/CodeGen/RISCV/GlobalISel/freeze.ll |
| +20 | -20 | llvm/test/CodeGen/RISCV/bfloat.ll |
| +39 | -0 | llvm/test/CodeGen/AMDGPU/iglp-no-clobber.ll |
| +19 | -20 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-buildvec-of-binop.ll |
| +35 | -4 | clang/lib/Driver/ToolChains/Clang.cpp |
| +39 | -0 | llvm/unittests/Transforms/Vectorize/SandboxVectorizer/DependencyGraphTest.cpp |
| +26 | -13 | lldb/test/Shell/ScriptInterpreter/Python/sb_function_ranges.s |
| +7 | -31 | llvm/test/Transforms/SLPVectorizer/X86/malformed_phis.ll |
| +19 | -19 | llvm/test/CodeGen/RISCV/legalize-fneg.ll |
| +19 | -19 | llvm/test/CodeGen/AMDGPU/mfma-loop.ll |
| +31 | -6 | llvm/lib/Transforms/Vectorize/SandboxVectorizer/Passes/BottomUpVec.cpp |
| +36 | -1 | clang/test/Analysis/out-of-bounds.c |
| +18 | -19 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector.ll |
| +18 | -18 | llvm/test/CodeGen/X86/vec-strict-cmp-512-skx.ll |
| +34 | -2 | lldb/test/API/lang/cpp/template-arguments/TestCppTemplateArguments.py |
| +36 | -0 | lldb/test/API/lang/cpp/enum_promotion/TestCPPEnumPromotion.py |
| +18 | -18 | flang/test/Fir/alloc.fir |
| +12 | -24 | llvm/test/CodeGen/RISCV/zdinx-asm-constraint.ll |
| +18 | -18 | llvm/test/CodeGen/RISCV/float-convert.ll |
| +18 | -18 | llvm/test/CodeGen/RISCV/mul.ll |
| +36 | -0 | lldb/source/API/SBType.cpp |
| +30 | -6 | flang/test/lib/OpenACC/TestOpenACCInterfaces.cpp |
| +18 | -18 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll |
| +18 | -18 | llvm/test/CodeGen/RISCV/rvv/extractelt-i1.ll |
| +32 | -3 | mlir/unittests/Bytecode/BytecodeTest.cpp |
| +33 | -2 | libc/src/__support/fixed_point/fx_bits.h |
| +20 | -15 | llvm/test/CodeGen/PowerPC/sat-add.ll |
| +34 | -0 | utils/bazel/llvm-project-overlay/mlir/BUILD.bazel |
| +19 | -15 | llvm/include/llvm/IR/IntrinsicsNVVM.td |
| +34 | -0 | llvm/test/CodeGen/DirectX/ShaderFlags/disable-opt-cs.ll |
| +17 | -17 | llvm/test/CodeGen/RISCV/rvv/stepvector.ll |
| +17 | -17 | llvm/test/CodeGen/RISCV/calling-conv-ilp32f-ilp32d-common.ll |
| +34 | -0 | llvm/test/Transforms/DeadStoreElimination/captures-ret-only.ll |
| +18 | -15 | llvm/lib/Target/NVPTX/NVPTXIntrinsics.td |
| +11 | -22 | lldb/source/Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp |
| +17 | -16 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv.ll |
| +16 | -16 | llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll |
| +16 | -16 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-rmw-fadd-flat-specialization.ll |
| +16 | -16 | llvm/test/CodeGen/RISCV/inline-asm-f-modifier-N.ll |
| +16 | -16 | llvm/test/CodeGen/RISCV/add-before-shl.ll |
| +30 | -2 | libc/include/llvm-libc-macros/pthread-macros.h |
| +16 | -16 | llvm/test/CodeGen/RISCV/half-arith.ll |
| +13 | -19 | llvm/test/CodeGen/RISCV/float-fcmp-strict.ll |
| +16 | -16 | llvm/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll |
| +16 | -16 | llvm/test/CodeGen/RISCV/add-imm.ll |
| +16 | -16 | llvm/test/CodeGen/RISCV/xtheadmempair.ll |
| +30 | -0 | llvm/test/CodeGen/DirectX/ShaderFlags/lib-entry-attr-error.ll |
| +30 | -0 | flang/test/Parser/OpenMP/sentinels.f |
| +15 | -15 | llvm/test/CodeGen/RISCV/select-optimize-multiple.ll |
| +30 | -0 | llvm/test/CodeGen/AMDGPU/dumpcode.ll |
| +15 | -15 | llvm/test/CodeGen/RISCV/zbb-logic-neg-imm.ll |
| +15 | -15 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-buildvec.ll |
| +11 | -18 | lldb/source/Plugins/TypeSystem/Clang/TypeSystemClang.cpp |
| +14 | -14 | llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-fixed.ll |
| +14 | -14 | llvm/test/CodeGen/RISCV/get-setcc-result-type.ll |
| +25 | -3 | llvm/lib/Target/DirectX/DXILShaderFlags.cpp |
| +14 | -14 | llvm/test/CodeGen/RISCV/rvv/vector-extract-last-active.ll |
| +23 | -5 | llvm/lib/Bitcode/Reader/BitcodeReader.cpp |
| +28 | -0 | mlir/test/Dialect/Linalg/data-layout-propagation.mlir |
| +23 | -5 | mlir/test/Dialect/Affine/unroll.mlir |
| +12 | -15 | llvm/test/Transforms/SLPVectorizer/RISCV/reductions.ll |
| +27 | -0 | llvm/lib/Transforms/InstCombine/InstCombineMulDivRem.cpp |
| +27 | -0 | llvm/unittests/Transforms/Vectorize/SandboxVectorizer/InstrMapsTest.cpp |
| +13 | -13 | llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll |
| +13 | -13 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx90a.ll |
| +4 | -22 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-addsub.ll |
| +15 | -10 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-interleave.ll |
| +16 | -9 | llvm/include/llvm/CodeGen/BasicTTIImpl.h |
| +15 | -10 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-interleave.ll |
| +25 | -0 | llvm/test/Transforms/SandboxVectorizer/scheduler.ll |
| +12 | -12 | llvm/test/CodeGen/RISCV/sextw-removal.ll |
| +12 | -12 | llvm/test/CodeGen/PowerPC/addegluecrash.ll |
| +24 | -0 | mlir/include/mlir-c/Dialect/Index.h |
| +12 | -12 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-load-store-asm.ll |
| +12 | -12 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.fp8.ll |
| +12 | -12 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll |
| +12 | -12 | llvm/test/CodeGen/RISCV/rvv/combine-store-extract-crash.ll |
| +12 | -12 | llvm/test/CodeGen/RISCV/rvv/vpstore.ll |
| +16 | -8 | flang/lib/Optimizer/Builder/IntrinsicCall.cpp |
| +12 | -12 | llvm/test/CodeGen/RISCV/rvv/half-round-conv.ll |
| +12 | -12 | llvm/test/CodeGen/RISCV/calling-conv-half.ll |
| +12 | -12 | llvm/test/CodeGen/RISCV/machinelicm-address-pseudos.ll |
| +12 | -12 | mlir/lib/Dialect/Linalg/Transforms/DataLayoutPropagation.cpp |
| +12 | -12 | llvm/test/CodeGen/PowerPC/aix-tls-le-xcoff-reloc-large32.ll |
| +8 | -15 | llvm/lib/Target/AArch64/AArch64InstrFormats.td |
| +6 | -17 | llvm/lib/Transforms/Utils/Local.cpp |
| +0 | -23 | llvm/lib/Target/AArch64/AArch64InstrInfo.td |
| +11 | -12 | llvm/test/CodeGen/PowerPC/urem-seteq-illegal-types.ll |
| +10 | -12 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave.ll |
| +22 | -0 | lldb/test/API/lang/cpp/enum_promotion/main.cpp |
| +11 | -11 | llvm/test/MC/AMDGPU/gfx950_asm_read_tr.s |
| +22 | -0 | llvm/lib/Target/SPIRV/SPIRVUtils.h |
| +21 | -0 | libc/src/stdfix/countlsuhr.h |
| +21 | -0 | libc/src/stdfix/countlsur.h |
| +21 | -0 | libc/src/stdfix/countlsulk.h |
| +21 | -0 | libc/src/stdfix/countlshr.h |
| +21 | -0 | llvm/test/LTO/X86/coro.ll |
| +21 | -0 | libc/src/stdfix/countlsk.h |
| +21 | -0 | libc/src/stdfix/countlshk.h |
| +13 | -8 | flang/test/Lower/Intrinsics/asinh.f90 |
| +21 | -0 | libc/src/stdfix/countlslk.h |
| +21 | -0 | clang/lib/AST/StmtOpenMP.cpp |
| +21 | -0 | libc/src/stdfix/countlsuk.h |
| +3 | -18 | llvm/test/CodeGen/RISCV/rvv/vpmerge-sdnode.ll |
| +21 | -0 | libc/src/stdfix/countlsulr.h |
| +21 | -0 | libc/src/stdfix/countlslr.h |
| +21 | -0 | libc/src/stdfix/countlsuhk.h |
| +21 | -0 | libc/src/stdfix/countlsr.h |
| +20 | -0 | libc/src/stdfix/countlslk.cpp |
| +10 | -10 | llvm/test/CodeGen/RISCV/ucmp.ll |
| +20 | -0 | libc/src/stdfix/countlsuk.cpp |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwaddu.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwadd.ll |
| +20 | -0 | libc/src/stdfix/countlsuhr.cpp |
| +20 | -0 | libc/src/stdfix/countlsuhk.cpp |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/strided-vpstore.ll |
| +20 | -0 | libc/src/stdfix/countlslr.cpp |
| +12 | -8 | llvm/test/CodeGen/PowerPC/select.ll |
| +20 | -0 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.workitem.id-unsupported-calling-convention.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpload.ll |
| +20 | -0 | libc/src/stdfix/countlshr.cpp |
| +7 | -13 | llvm/test/Transforms/SLPVectorizer/X86/horizontal-minmax.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/bf16-promote.ll |
| +20 | -0 | libc/src/stdfix/countlsulr.cpp |
| +20 | -0 | libc/src/stdfix/countlshk.cpp |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/vmsge.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-fp.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-fp.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/vmsgeu.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/codemodel-lowering.ll |
| +17 | -3 | lldb/test/Shell/SymbolFile/DWARF/x86/simplified-template-names.cpp |
| +20 | -0 | libc/src/stdfix/countlsur.cpp |
| +10 | -10 | llvm/test/CodeGen/RISCV/double-select-fcmp.ll |
| +10 | -10 | llvm/docs/NVPTXUsage.rst |
| +17 | -3 | llvm/include/llvm/CodeGen/MachineScheduler.h |
| +20 | -0 | libc/src/stdfix/countlsulk.cpp |
| +10 | -10 | llvm/lib/Target/PowerPC/PPCInstr64Bit.td |
| +10 | -10 | llvm/test/CodeGen/RISCV/scmp.ll |
| +10 | -10 | flang/test/Fir/box.fir |
| +10 | -10 | llvm/test/CodeGen/RISCV/orc-b-patterns.ll |
| +10 | -10 | llvm/test/CodeGen/RISCV/pr51206.ll |
| +18 | -2 | llvm/lib/Target/ARM/ARMCallingConv.cpp |
| +12 | -8 | flang/test/Lower/Intrinsics/acosh.f90 |
| +12 | -8 | flang/test/Lower/Intrinsics/asin.f90 |
| +10 | -10 | llvm/test/CodeGen/RISCV/rvv/active_lane_mask.ll |
| +12 | -8 | flang/test/Lower/Intrinsics/atanh.f90 |
| +10 | -10 | llvm/test/CodeGen/RISCV/xtheadmemidx.ll |
| +19 | -0 | llvm/lib/Target/ARM/ARMISelLowering.cpp |
| +8 | -11 | llvm/lib/Target/AMDGPU/VOP3PInstructions.td |
| +18 | -1 | llvm/include/llvm/Support/ModRef.h |
| +17 | -2 | lldb/test/API/lang/cpp/class-template-parameter-pack/TestTemplatePackArgs.py |
| +19 | -0 | mlir/test/python/ir/module.py |
| +9 | -10 | llvm/test/CodeGen/RISCV/rvv/constant-folding-crash.ll |
| +9 | -10 | llvm/test/CodeGen/RISCV/rvv/no-reserved-frame.ll |
| +9 | -9 | llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-array.ll |
| +18 | -0 | libc/src/stdfix/countlsk.cpp |
| +18 | -0 | llvm/lib/Target/RISCV/RISCVSchedGeneric.td |
| +0 | -18 | llvm/test/tools/llvm-readobj/ELF/AMDGPU/elf-headers.test |
| +18 | -0 | libc/src/stdfix/countlsr.cpp |
| +5 | -13 | llvm/lib/Analysis/LoopAccessAnalysis.cpp |
| +9 | -9 | llvm/test/CodeGen/RISCV/copysign-casts.ll |
| +9 | -9 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomicrmw-fp-vector.ll |
| +17 | -0 | clang-tools-extra/test/clang-tidy/checkers/performance/noexcept-move-constructor.cpp |
| +17 | -0 | llvm/lib/Target/PowerPC/PPCInstrInfo.cpp |
| +7 | -10 | flang-rt/lib/runtime/pointer.cpp |
| +16 | -1 | llvm/lib/CodeGen/MachineFunctionPass.cpp |
| +16 | -1 | llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp |
| +17 | -0 | llvm/lib/Transforms/Vectorize/LoopVectorize.cpp |
| +12 | -5 | flang/lib/Frontend/FrontendActions.cpp |
| +8 | -8 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-vrgather.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/rvv/localvar.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/calls.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/inline-asm.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll |
| +12 | -4 | clang/include/clang/Driver/Options.td |
| +9 | -7 | llvm/test/Transforms/SLPVectorizer/RISCV/horizontal-list.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/alloca.ll |
| +8 | -8 | llvm/test/Transforms/SLPVectorizer/X86/reduced-val-extracted-and-externally-used.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/rvv/float-round-conv.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/rvv/calling-conv.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/select-and.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/select-bare.ll |
| +16 | -0 | mlir/include/mlir/Dialect/Complex/IR/ComplexBase.td |
| +8 | -8 | llvm/test/CodeGen/RISCV/select-constant-xor.ll |
| +8 | -8 | flang/test/Lower/real-descriptors.f90 |
| +8 | -8 | llvm/test/CodeGen/PowerPC/aix-cc-abi-mir.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/select-or.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/half-intrinsics.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/half-mem.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/half-select-fcmp.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/inline-asm-d-constraint-f.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/inline-asm-d-modifier-N.ll |
| +8 | -8 | llvm/test/CodeGen/RISCV/rvv/vrgatherei16-subreg-liveness.ll |
| +16 | -0 | flang/include/flang/Optimizer/OpenACC/FIROpenACCTypeInterfaces.h |
| +13 | -2 | llvm/lib/Target/X86/X86ISelLowering.cpp |
| +14 | -1 | llvm/lib/Passes/PassBuilderPipelines.cpp |
| +15 | -0 | flang/lib/Parser/prescan.cpp |
| +13 | -2 | mlir/test/Dialect/Vector/canonicalize.mlir |
| +7 | -8 | flang/test/Fir/embox.fir |
| +7 | -7 | llvm/test/CodeGen/RISCV/rv64-half-convert.ll |
| +14 | -0 | libc/test/src/stdfix/CMakeLists.txt |
| +13 | -1 | mlir/lib/Bindings/Python/IRCore.cpp |
| +7 | -7 | llvm/test/Analysis/CostModel/AArch64/fshr.ll |
| +7 | -7 | llvm/test/Analysis/CostModel/AArch64/fshl.ll |
| +8 | -6 | llvm/lib/Transforms/Utils/Debugify.cpp |
| +14 | -0 | clang/test/SemaCXX/cxx20-ctad-type-alias.cpp |
| +0 | -14 | llvm/test/Object/AMDGPU/elf-header-flags-mach.yaml |
| +14 | -0 | llvm/test/MC/AMDGPU/gfx942_err_pos.s |
| +0 | -14 | llvm/test/MC/AMDGPU/gfx940_err_pos.s |
| +14 | -0 | flang/test/Driver/mabi-riscv.f90 |
| +7 | -7 | llvm/test/CodeGen/RISCV/rvv/vp-cttz-elts.ll |
| +11 | -3 | lldb/tools/lldb-dap/package.json |
| +7 | -7 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll |
| +7 | -7 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll |
| +9 | -5 | lldb/source/Symbol/SymbolContext.cpp |
| +7 | -7 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpmerge.ll |
| +13 | -0 | libc/test/src/stdfix/countlslk_test.cpp |
| +2 | -11 | llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp |
| +13 | -0 | libc/test/src/stdfix/countlsulk_test.cpp |
| +7 | -6 | lldb/tools/lldb-dap/package-lock.json |
| +8 | -5 | llvm/lib/Transforms/Instrumentation/HWAddressSanitizer.cpp |
| +13 | -0 | libc/test/src/stdfix/countlsuk_test.cpp |
| +13 | -0 | libc/test/src/stdfix/countlsulr_test.cpp |
| +8 | -5 | lldb/test/Shell/Commands/command-disassemble.s |
| +13 | -0 | libc/test/src/stdfix/countlsur_test.cpp |
| +13 | -0 | libc/test/src/stdfix/countlsuhr_test.cpp |
| +13 | -0 | libc/test/src/stdfix/countlslr_test.cpp |
| +13 | -0 | libc/test/src/stdfix/countlshk_test.cpp |
| +5 | -8 | llvm/lib/FileCheck/FileCheck.cpp |
| +13 | -0 | mlir/lib/CAPI/Dialect/Index.cpp |
| +13 | -0 | libc/test/src/stdfix/countlsuhk_test.cpp |
| +13 | -0 | libc/test/src/stdfix/countlsr_test.cpp |
| +13 | -0 | libc/test/src/stdfix/countlsk_test.cpp |
| +7 | -6 | clang-tools-extra/clang-tidy/utils/ExceptionSpecAnalyzer.cpp |
| +9 | -4 | lldb/tools/lldb-dap/src-ts/debug-adapter-factory.ts |
| +13 | -0 | libc/test/src/stdfix/countlshr_test.cpp |
| +6 | -6 | llvm/test/CodeGen/RISCV/stack-slot-size.ll |
| +12 | -0 | libc/config/baremetal/arm/entrypoints.txt |
| +12 | -0 | libc/config/baremetal/riscv/entrypoints.txt |
| +12 | -0 | libc/src/stdfix/CMakeLists.txt |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmsne.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmsltu.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmslt.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmsleu.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmsle.ll |
| +8 | -4 | lldb/source/Plugins/Disassembler/LLVMC/DisassemblerLLVMC.cpp |
| +12 | -0 | libc/config/linux/x86_64/entrypoints.txt |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmsgtu.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmsgt.ll |
| +6 | -6 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.udot2.ll |
| +12 | -0 | llvm/test/Assembler/memory-attribute.ll |
| +0 | -12 | clang/test/CodeGenHLSL/disable_opt.hlsl |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/strided-vpload.ll |
| +12 | -0 | mlir/include/mlir/Dialect/Tensor/IR/Tensor.h |
| +10 | -2 | llvm/lib/Transforms/Vectorize/SandboxVectorizer/Scheduler.cpp |
| +6 | -6 | llvm/test/CodeGen/X86/vec-strict-fptoint-128.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vfsqrt-vp.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vmseq.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/fold-scalar-load-crash.ll |
| +10 | -2 | lld/test/MachO/bp-section-orderer.s |
| +4 | -8 | llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-7.ll |
| +4 | -8 | llvm/test/CodeGen/X86/vector-interleaved-load-i32-stride-8.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpload.ll |
| +6 | -6 | llvm/lib/Target/RISCV/RISCVProcessors.td |
| +12 | -0 | mlir/lib/Conversion/ComplexCommon/CMakeLists.txt |
| +7 | -5 | llvm/test/CodeGen/PowerPC/pr45448.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/intrinsic-cttz-elts-vscale.ll |
| +6 | -6 | llvm/test/CodeGen/AMDGPU/v_mov_b64_expansion.mir |
| +6 | -6 | llvm/test/CodeGen/AMDGPU/elf-header-flags-sramecc.ll |
| +6 | -6 | llvm/test/CodeGen/RISCV/rvv/vfma-vp-combine.ll |
| +10 | -2 | clang/lib/Driver/ToolChains/Flang.cpp |
| +12 | -0 | libc/config/linux/riscv/entrypoints.txt |
| +0 | -12 | llvm/test/CodeGen/AMDGPU/directive-amdgcn-target.ll |
| +6 | -6 | llvm/lib/CodeGen/RegAllocGreedy.h |
| +6 | -6 | llvm/test/MC/AMDGPU/extrasgprs_mcexpr.s |
| +6 | -5 | mlir/lib/Dialect/Affine/Transforms/LoopUnroll.cpp |
| +0 | -11 | flang/lib/Optimizer/Dialect/FIRType.cpp |
| +5 | -6 | llvm/test/CodeGen/RISCV/condbinops.ll |
| +11 | -0 | clang/test/Index/openmp-stripe.c |
| +6 | -5 | llvm/lib/Transforms/Vectorize/SandboxVectorizer/DependencyGraph.cpp |
| +11 | -0 | clang/lib/Serialization/ASTReaderStmt.cpp |
| +9 | -2 | llvm/lib/Bitcode/Writer/BitcodeWriter.cpp |
| +11 | -0 | clang/lib/Sema/TreeTransform.h |
| +0 | -11 | llvm/test/MC/AMDGPU/gfx940_unsupported.s |
| +11 | -0 | llvm/test/MC/AMDGPU/gfx942_unsupported.s |
| +8 | -2 | llvm/lib/Transforms/Vectorize/VPlanRecipes.cpp |
| +4 | -6 | llvm/test/CodeGen/RISCV/branch-on-zero.ll |
| +5 | -5 | llvm/test/CodeGen/RISCV/double-calling-conv.ll |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/rvv-args-by-mem.ll |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsaddu-vp.ll |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsadd-vp.ll |
| +5 | -5 | mlir/test/Target/LLVMIR/llvmir.mlir |
| +6 | -4 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmax-vp.ll |
| +8 | -2 | llvm/lib/Target/AMDGPU/SIISelLowering.cpp |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmaxu-vp.ll |
| +0 | -10 | flang/include/flang/Tools/PointerModels.h |
| +3 | -7 | llvm/test/Transforms/SLPVectorizer/X86/reduction-extracted-value.ll |
| +10 | -0 | mlir/test/Conversion/GPUToROCDL/gpu-to-rocdl-invalid-dialect.mlir |
| +10 | -0 | mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm-invalid-dialect.mlir |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmin-vp.ll |
| +0 | -10 | llvm/test/tools/llvm-objdump/ELF/AMDGPU/subtarget.ll |
| +6 | -4 | llvm/unittests/IR/IRBuilderTest.cpp |
| +10 | -0 | mlir/python/mlir/_mlir_libs/_mlir/ir.pyi |
| +10 | -0 | flang/test/Lower/RISCV/riscv-target-abi.f90 |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vminu-vp.ll |
| +10 | -0 | mlir/lib/CAPI/IR/IR.cpp |
| +5 | -5 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll |
| +4 | -5 | llvm/test/CodeGen/RISCV/alu64.ll |
| +8 | -1 | llvm/lib/Support/Unix/Process.inc |
| +9 | -0 | mlir/lib/CAPI/Dialect/CMakeLists.txt |
| +9 | -0 | flang/lib/Optimizer/OpenACC/RegisterOpenACCExtensions.cpp |
| +6 | -3 | mlir/lib/Target/LLVMIR/ModuleTranslation.cpp |
| +4 | -5 | llvm/test/CodeGen/PowerPC/pr40922.ll |
| +8 | -1 | llvm/lib/Target/PowerPC/PPCISelLowering.h |
| +8 | -1 | mlir/include/mlir/Conversion/ComplexToStandard/ComplexToStandard.h |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast-large-vector.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/extractelt-fp.ll |
| +4 | -4 | flang/test/Lower/common-block.f90 |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/alloca-load-store-scalable-struct.ll |
| +4 | -4 | llvm/test/CodeGen/X86/vec-strict-cmp-128-fp16.ll |
| +4 | -4 | llvm/test/CodeGen/X86/vec-strict-fptoint-256.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/inline-asm-zhinx-constraint-r.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/float-select-fcmp.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/double-imm.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/vmv.s.x.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/ctlz-cttz-ctpop.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/calling-conv-rv32f-ilp32e.ll |
| +8 | -0 | clang/test/Preprocessor/embed_preprocess_to_file.c |
| +8 | -0 | lldb/test/API/functionalities/thread/finish-from-empty-func/main.c |
| +4 | -4 | llvm/test/CodeGen/RISCV/bfloat-mem.ll |
| +4 | -4 | mlir/test/Target/LLVMIR/omptarget-record-type-with-ptr-member-host.mlir |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-rint-vp.ll |
| +4 | -4 | llvm/test/Analysis/CostModel/ARM/intrinsic-cost-kinds.ll |
| +4 | -4 | llvm/test/Transforms/SLPVectorizer/X86/multi-tracked-reduced-value.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shufflevector-vnsrl.ll |
| +4 | -4 | llvm/utils/TableGen/RegisterInfoEmitter.cpp |
| +8 | -0 | clang/lib/CodeGen/CGStmtOpenMP.cpp |
| +6 | -2 | mlir/include/mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h |
| +4 | -4 | llvm/test/CodeGen/AMDGPU/preload-kernargs-IR-lowering.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/shrinkwrap.ll |
| +4 | -4 | llvm/test/CodeGen/PowerPC/aix-cc-byval-split.ll |
| +4 | -4 | llvm/test/CodeGen/PowerPC/aix-cc-abi.ll |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmul.ll |
| +4 | -4 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ptr.buffer.atomic.fadd_rtn_errors.ll |
| +8 | -0 | mlir/test/Dialect/Tosa/invalid.mlir |
| +4 | -4 | llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll |
| +5 | -2 | llvm/lib/Transforms/Vectorize/SandboxVectorizer/Legality.cpp |
| +4 | -3 | llvm/test/CodeGen/PowerPC/pr36292.ll |
| +7 | -0 | llvm/test/Bitcode/memory-attribute-upgrade.ll |
| +7 | -0 | llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp |
| +7 | -0 | llvm/include/llvm/Frontend/OpenMP/OMP.td |
| +5 | -2 | llvm/docs/LangRef.rst |
| +5 | -2 | lldb/source/Target/ThreadPlanStepOut.cpp |
| +7 | -0 | lldb/include/lldb/API/SBType.h |
| +5 | -2 | lld/ELF/BPSectionOrderer.cpp |
| +3 | -4 | llvm/test/CodeGen/RISCV/rvv/vadd-vp.ll |
| +3 | -4 | llvm/test/CodeGen/RISCV/rvv/vmax-vp.ll |
| +3 | -4 | llvm/test/CodeGen/RISCV/rvv/vmaxu-vp.ll |
| +3 | -4 | llvm/test/CodeGen/RISCV/rvv/vmin-vp.ll |
| +3 | -4 | llvm/test/CodeGen/RISCV/rvv/vminu-vp.ll |
| +6 | -1 | llvm/test/Other/new-pm-lto-defaults.ll |
| +7 | -0 | clang/tools/libclang/CIndex.cpp |
| +4 | -3 | llvm/test/Transforms/SLPVectorizer/X86/extractelemets-extended-by-poison.ll |
| +4 | -3 | llvm/test/Transforms/SLPVectorizer/X86/reduced-value-vectorized-later.ll |
| +4 | -3 | llvm/test/Transforms/SLPVectorizer/partial-register-extract.ll |
| +4 | -3 | llvm/tools/llvm-profgen/MissingFrameInferrer.cpp |
| +0 | -7 | mlir/include/mlir/Dialect/Bufferization/Transforms/Passes.h |
| +4 | -2 | llvm/test/CodeGen/RISCV/mem64.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.ll |
| +3 | -3 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-i64-system.ll |
| +3 | -3 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-i64-agent.ll |
| +3 | -3 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-i32-system.ll |
| +3 | -3 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-i32-agent.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/double-mem.ll |
| +4 | -2 | llvm/lib/Transforms/IPO/SCCP.cpp |
| +3 | -3 | llvm/test/CodeGen/PowerPC/atomicrmw-cond-sub-clamp.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/fastcc-bf16.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/rvv/vpload.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/fastcc-float.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/fastcc-half.ll |
| +3 | -3 | llvm/test/CodeGen/PowerPC/cvt_i64_to_fp.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll |
| +1 | -5 | flang/lib/Optimizer/Transforms/AddDebugInfo.cpp |
| +4 | -2 | llvm/test/CodeGen/RISCV/mem.ll |
| +3 | -3 | flang/test/Fir/polymorphic.fir |
| +3 | -3 | llvm/test/CodeGen/RISCV/xaluo.ll |
| +6 | -0 | mlir/include/mlir/Dialect/Complex/IR/Complex.h |
| +3 | -3 | mlir/test/Dialect/SCF/loop-unroll.mlir |
| +3 | -3 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulsu.ll |
| +6 | -0 | clang/lib/AST/TextNodeDumper.cpp |
| +3 | -3 | llvm/test/CodeGen/RISCV/rvv/wrong-chain-fixed-load.ll |
| +3 | -3 | llvm/include/llvm/IR/IntrinsicsAMDGPU.td |
| +4 | -2 | llvm/lib/Analysis/PhiValues.cpp |
| +3 | -3 | clang/lib/CodeGen/CGDebugInfo.cpp |
| +3 | -3 | llvm/lib/Analysis/MemoryProfileInfo.cpp |
| +0 | -6 | clang/lib/CodeGen/CGHLSLRuntime.cpp |
| +3 | -3 | llvm/test/CodeGen/RISCV/GlobalISel/rotl-rotr.ll |
| +4 | -2 | clang/lib/Driver/ToolChains/Cuda.cpp |
| +6 | -0 | clang/docs/ReleaseNotes.rst |
| +2 | -4 | llvm/test/CodeGen/RISCV/rvv/pr63596.ll |
| +3 | -3 | mlir/test/Target/LLVMIR/omptarget-fortran-common-block-host.mlir |
| +3 | -3 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpstore.ll |
| +3 | -3 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fdot2.ll |
| +3 | -3 | llvm/test/Assembler/memory-attribute-errors.ll |
| +3 | -3 | clang/test/Driver/amdgpu-openmp-toolchain.c |
| +3 | -3 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll |
| +3 | -3 | llvm/test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll |
| +2 | -3 | llvm/test/CodeGen/RISCV/rvv/vsetvli-regression.ll |
| +2 | -3 | llvm/test/Transforms/SLPVectorizer/AArch64/InstructionsState-is-invalid-0.ll |
| +5 | -0 | clang/lib/AST/StmtPrinter.cpp |
| +5 | -0 | lldb/test/API/lang/cpp/template-arguments/main.cpp |
| +2 | -3 | llvm/test/Transforms/SLPVectorizer/reduction-modified-values.ll |
| +2 | -3 | clang/lib/Frontend/PrintPreprocessedOutput.cpp |
| +3 | -2 | clang/lib/Parse/ParseOpenMP.cpp |
| +2 | -3 | llvm/test/CodeGen/RISCV/macro-fusion-lui-addi.ll |
| +2 | -3 | llvm/test/Transforms/SLPVectorizer/X86/external-used-across-reductions.ll |
| +4 | -1 | clang/tools/libclang/CXCursor.cpp |
| +2 | -3 | llvm/test/Transforms/SLPVectorizer/AMDGPU/reduction.ll |
| +2 | -3 | llvm/test/Transforms/SLPVectorizer/AArch64/reduce-fadd.ll |
| +4 | -1 | llvm/include/llvm/Transforms/Vectorize/SandboxVectorizer/InstrMaps.h |
| +5 | -0 | clang/lib/Serialization/ASTWriterStmt.cpp |
| +3 | -2 | clang/lib/Driver/ToolChains/AMDGPUOpenMP.cpp |
| +3 | -2 | llvm/unittests/Transforms/Utils/CloningTest.cpp |
| +3 | -1 | llvm/lib/AsmParser/LLParser.cpp |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwadd-mask.ll |
| +1 | -3 | libcxx/docs/Hardening.rst |
| +4 | -0 | lld/MachO/BPSectionOrderer.cpp |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-concat.ll |
| +2 | -2 | lldb/source/Plugins/SymbolFile/DWARF/DWARFDIE.cpp |
| +2 | -2 | mlir/test/Target/LLVMIR/openmp-private.mlir |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp-vp.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpowi.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-vrgather.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/vwadd-mask-sdnode.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/vwadd-sdnode.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/vwsub-mask-sdnode.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/vxrm-insert.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extload-truncstore.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/split-offsets.ll |
| +2 | -2 | llvm/lib/CodeGen/LiveStacks.cpp |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/copyprop.mir |
| +3 | -1 | llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp |
| +3 | -1 | llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp |
| +2 | -2 | llvm/test/CodeGen/RISCV/rv64i-demanded-bits.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rv64-trampoline.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rv64-inline-asm-pairs.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rv32zbs.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rv32-inline-asm-pairs.ll |
| +2 | -2 | llvm/test/CodeGen/X86/vec-strict-fptoint-512.ll |
| +4 | -0 | llvm/test/Instrumentation/HWAddressSanitizer/pgo-opt-out.ll |
| +2 | -2 | flang/test/Integration/OpenMP/private-global.f90 |
| +2 | -2 | flang/test/Integration/OpenMP/map-types-and-sizes.f90 |
| +2 | -2 | flang/test/Fir/rebox.fir |
| +2 | -2 | llvm/test/CodeGen/RISCV/pr63816.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/pr58511.ll |
| +3 | -1 | llvm/lib/Target/DirectX/DXILShaderFlags.h |
| +2 | -2 | llvm/test/MC/AMDGPU/amdhsa-kd-kernarg-preload.s |
| +2 | -2 | llvm/test/CodeGen/RISCV/loop-strength-reduce-add-cheaper-than-mul.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/inline-asm-zfinx-constraint-r.ll |
| +2 | -2 | llvm/lib/Target/X86/X86FixupVectorConstants.cpp |
| +2 | -2 | llvm/lib/Transforms/Coroutines/CoroFrame.cpp |
| +4 | -0 | llvm/lib/Transforms/IPO/FunctionAttrs.cpp |
| +2 | -2 | llvm/test/CodeGen/RISCV/double-stack-spill-restore.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/mfma-cd-select.ll |
| +2 | -2 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-i16.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/calling-conv-lp64e.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/calling-conv-lp64.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll |
| +2 | -2 | llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomicrmw-integer-ops-0-to-add-0.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/preload-implicit-kernargs-IR-lowering.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/amdhsa-kernarg-preload-num-sgprs.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/dpp64_combine.ll |
| +2 | -2 | llvm/test/Transforms/SLPVectorizer/X86/revectorized_rdx_crash.ll |
| +2 | -2 | llvm/test/Transforms/SLPVectorizer/X86/undef_vect.ll |
| +2 | -2 | llvm/test/Transforms/SandboxVectorizer/repeated_instrs.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/GlobalISel/stacksave-stackrestore.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/packed-fp32.ll |
| +2 | -2 | llvm/unittests/Support/ModRefTest.cpp |
| +0 | -4 | llvm/test/CodeGen/AMDGPU/elf-header-flags-mach.ll |
| +1 | -3 | mlir/docs/OwnershipBasedBufferDeallocation.md |
| +4 | -0 | mlir/include/mlir-c/IR.h |
| +4 | -0 | clang/lib/AST/StmtProfile.cpp |
| +4 | -0 | clang/lib/AST/JSONNodeDumper.cpp |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/verifier-sdwa-cvt.mir |
| +4 | -0 | mlir/lib/Dialect/Tosa/IR/TosaOps.cpp |
| +2 | -2 | mlir/lib/Dialect/Vector/IR/VectorOps.cpp |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.global.load.lds.gfx950.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/unsupported-image-sample.ll |
| +4 | -0 | clang/include/clang-c/Index.h |
| +2 | -2 | mlir/test/Conversion/ComplexToLLVM/convert-to-llvm.mlir |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane16.swap.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane32.swap.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.lds.gfx950.ll |
| +2 | -2 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.lds.gfx950.ll |
| +2 | -2 | mlir/test/Pass/pipeline-invalid.mlir |
| +3 | -1 | libc/src/time/time_utils.h |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/memory-args.ll |
| +4 | -0 | libc/test/integration/src/pthread/pthread_mutex_test.cpp |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/frm-insert.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/mutate-prior-vsetvli-avl.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fold-vector-cmp.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwsub-mask.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/pr95865.ll |
| +2 | -2 | llvm/test/CodeGen/RISCV/rvv/reg-alloc-reserve-bp.ll |
| +2 | -1 | llvm/test/Transforms/InstCombine/add2.ll |
| +3 | -0 | clang/include/clang/Sema/SemaOpenMP.h |
| +3 | -0 | llvm/lib/Target/PowerPC/PPCRegisterInfo.h |
| +2 | -1 | clang/lib/Driver/ToolChains/SPIRVOpenMP.cpp |
| +3 | -0 | lldb/test/API/lang/cpp/enum_promotion/Makefile |
| +3 | -0 | flang/include/flang/Frontend/TargetOptions.h |
| +2 | -1 | llvm/lib/Target/ARM/ARMCallingConv.td |
| +1 | -2 | clang/tools/clang-scan-deps/ClangScanDeps.cpp |
| +2 | -1 | clang/lib/Driver/ToolChains/HIPSPV.cpp |
| +2 | -1 | flang/lib/Frontend/CompilerInvocation.cpp |
| +3 | -0 | lldb/test/API/functionalities/thread/finish-from-empty-func/Makefile |
| +1 | -2 | flang/test/Lower/OpenMP/parallel-reduction-mixed.f90 |
| +2 | -1 | llvm/test/CodeGen/RISCV/rvv/vp-combine-store-reverse.ll |
| +2 | -1 | clang/lib/Driver/ToolChains/HIPAMD.cpp |
| +3 | -0 | llvm/lib/IR/Attributes.cpp |
| +3 | -0 | mlir/test/Dialect/Affine/loop-fusion.mlir |
| +3 | -0 | clang/include/clang/AST/RecursiveASTVisitor.h |
| +3 | -0 | clang/test/Analysis/live-stmts.cpp |
| +2 | -1 | llvm/lib/CodeGen/MachineScheduler.cpp |
| +3 | -0 | llvm/lib/ExecutionEngine/Orc/TargetProcess/UnwindInfoManager.cpp |
| +3 | -0 | mlir/lib/Bytecode/Writer/BytecodeWriter.cpp |
| +2 | -1 | libc/docs/index.rst |
| +1 | -2 | llvm/test/CodeGen/PowerPC/pr35688.ll |
| +2 | -1 | clang/lib/Driver/ToolChains/CommonArgs.cpp |
| +3 | -0 | clang/bindings/python/clang/cindex.py |
| +2 | -1 | llvm/lib/Transforms/Utils/PromoteMemoryToRegister.cpp |
| +2 | -1 | mlir/include/mlir/Dialect/Affine/Passes.h |
| +3 | -0 | llvm/lib/Support/ModRef.cpp |
| +2 | -1 | clang/lib/Basic/OpenMPKinds.cpp |
| +2 | -1 | lldb/docs/index.rst |
| +3 | -0 | clang/lib/CodeGen/CGStmt.cpp |
| +2 | -1 | clang/lib/Driver/ToolChains/AMDGPU.cpp |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fmin.f64.ll |
| +1 | -1 | llvm/test/Transforms/SLPVectorizer/X86/phi-node-reshuffled-part.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssub-vp.ll |
| +2 | -0 | utils/bazel/llvm-project-overlay/llvm/include/llvm/Config/config.h |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/dpp64_combine.mir |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssubu-vp.ll |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.udot4.ll |
| +0 | -2 | utils/bazel/llvm-project-overlay/llvm/unittests/BUILD.bazel |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sitofp-vp.ll |
| +1 | -1 | llvm/test/Transforms/SLPVectorizer/scalarization-overhead.ll |
| +1 | -1 | llvm/test/Transforms/SandboxVectorizer/bottomup_seed_slice_pow2.ll |
| +1 | -1 | mlir/test/Conversion/ComplexToLLVM/full-conversion.mlir |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/rvv-peephole-vmerge-vops.ll |
| +1 | -1 | llvm/test/tools/llvm-mca/AMDGPU/carried-over.s |
| +1 | -1 | llvm/test/CodeGen/RISCV/GlobalISel/shifts.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/GlobalISel/rv64zbkb.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/GlobalISel/rv64zbb.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vwmulu.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-store-merge-crash.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-strided-vpstore.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-uitofp-vp.ll |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.udot8.ll |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/eliminate-frame-index-s-add-i32.mir |
| +2 | -0 | llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn |
| +1 | -1 | llvm/docs/HowToAddABuilder.rst |
| +1 | -1 | llvm/test/MC/AMDGPU/mubuf-gfx950.s |
| +1 | -1 | llvm/test/MC/AMDGPU/writelane_m0.s |
| +1 | -1 | llvm/test/MC/AMDGPU/xdl-insts-gfx908.s |
| +1 | -1 | llvm/test/MC/Disassembler/AMDGPU/gfx908-xdl-insts.txt |
| +1 | -1 | libcxx/docs/index.rst |
| +1 | -1 | compiler-rt/lib/sanitizer_common/sanitizer_allocator_local_cache.h |
| +1 | -1 | clang/www/OpenProjects.html |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptosi-vp.ll |
| +1 | -1 | llvm/test/MachineVerifier/AMDGPU/writelane_m0.mir |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/mfma-no-register-aliasing.ll |
| +2 | -0 | clang/tools/c-index-test/c-index-test.c |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/vmv0-elimination.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptoui-vp.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fptrunc-vp.ll |
| +1 | -1 | llvm/docs/GettingInvolved.rst |
| +1 | -1 | llvm/lib/Transforms/Scalar/SROA.cpp |
| +2 | -0 | utils/bazel/llvm_configs/config.h.cmake |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-zext-vp.ll |
| +1 | -1 | lldb/test/API/tools/lldb-server/main.cpp |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fmax.f64.ll |
| +1 | -1 | llvm/test/Transforms/LoadStoreVectorizer/AMDGPU/load-i1-misaligned.ll |
| +0 | -2 | clang/lib/Sema/SemaTemplateDeductionGuide.cpp |
| +1 | -1 | llvm/test/Transforms/NewGVN/2009-11-12-MemDepMallocBitCast.ll |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/lshl-add-u64.ll |
| +1 | -1 | mlir/test/Target/LLVMIR/omptarget-constant-indexing-device-region.mlir |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch-init.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-sext-vp.ll |
| +1 | -1 | llvm/test/Transforms/SLPVectorizer/X86/extract-scalar-from-undef.ll |
| +1 | -1 | mlir/lib/IR/AsmPrinter.cpp |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-atomicrmw.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-reverse.ll |
| +1 | -1 | mlir/include/mlir/Dialect/Affine/Passes.td |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs-vp.ll |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/peephole-fold-imm.mir |
| +2 | -0 | llvm/lib/IR/CMakeLists.txt |
| +1 | -1 | flang/test/Lower/forall/character-1.f90 |
| +1 | -1 | llvm/lib/IR/Constants.cpp |
| +1 | -1 | flang/test/Lower/allocatable-polymorphic.f90 |
| +2 | -0 | libc/include/llvm-libc-macros/CMakeLists.txt |
| +2 | -0 | clang/docs/OpenMPSupport.rst |
| +2 | -0 | mlir/include/mlir/Dialect/Complex/IR/CMakeLists.txt |
| +1 | -1 | llvm/test/CodeGen/RISCV/rv64zbkb.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfneg-vp.ll |
| +1 | -1 | mlir/include/mlir/Dialect/SPIRV/IR/SPIRVStructureOps.td |
| +1 | -1 | llvm/test/CodeGen/RISCV/rv64-double-convert.ll |
| +1 | -1 | llvm/test/CodeGen/PowerPC/inc-of-add.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfsqrt-vp.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/riscv-codegenprepare-asm.ll |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/lds-dma-hazards.mir |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/lds-dma-waitcnt.mir |
| +2 | -0 | llvm/include/llvm/Config/config.h.cmake |
| +1 | -1 | flang/test/Fir/ignore-missing-type-descriptor.fir |
| +1 | -1 | llvm/test/CodeGen/PowerPC/adde_return_type.ll |
| +0 | -2 | llvm/test/CodeGen/AMDGPU/lds-limit-diagnostics.ll |
| +2 | -0 | llvm/test/MC/AArch64/armv8.1a-lse.s |
| +0 | -2 | libc/include/llvm-libc-macros/features-macros.h |
| +1 | -1 | flang/test/Fir/arrexp.fir |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/vselect-fp.ll |
| +2 | -0 | flang/test/Fir/OpenACC/openacc-mappable.fir |
| +1 | -1 | llvm/test/CodeGen/RISCV/machine-sink-load-immediate.ll |
| +1 | -1 | llvm/test/MC/AMDGPU/gfx950_asm_features.s |
| +2 | -0 | flang/lib/Optimizer/OpenACC/CMakeLists.txt |
| +1 | -1 | llvm/test/CodeGen/DirectX/llc-pipeline.ll |
| +1 | -1 | llvm/test/MC/AMDGPU/mai-gfx950.s |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fpext-vp.ll |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/eliminate-frame-index-scalar-bit-ops.mir |
| +1 | -1 | mlir/test/Target/LLVMIR/omptarget-array-sectioning-host.mlir |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/eliminate-frame-index-v-add-u32.mir |
| +2 | -0 | mlir/test/Dialect/Affine/loop-fusion-2.mlir |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/fold-agpr-phis.mir |
| +1 | -1 | llvm/test/CodeGen/AMDGPU/fold-zero-high-bits-clear-kill-flags.mir |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfabs-vp.ll |
| +1 | -1 | llvm/test/CodeGen/RISCV/rvv/fixed-vectors-deinterleave-load.ll |
| +1 | -1 | llvm/include/llvm/Passes/StandardInstrumentations.h |
| +1 | -1 | libc/docs/headers/math/stdfix.rst |
| +2 | -0 | libc/include/__llvm-libc-common.h |
| +1 | -0 | lldb/test/API/lang/cpp/template-arguments/Makefile |
| +1 | -0 | clang/include/clang/Serialization/ASTBitCodes.h |
| +1 | -0 | lldb/include/lldb/API/SBTarget.h |
| +1 | -0 | llvm/utils/gn/secondary/llvm/unittests/CodeGen/BUILD.gn |
| +1 | -0 | libcxx/include/__vector/vector_bool.h |
| +1 | -0 | llvm/lib/Target/AMDGPU/AMDGPUMemoryUtils.cpp |
| +1 | -0 | llvm/lib/Target/PowerPC/PPCRegisterInfo.td |
| +0 | -1 | llvm/utils/gn/secondary/llvm/lib/Passes/BUILD.gn |
| +1 | -0 | clang/include/clang/AST/JSONNodeDumper.h |
| +1 | -0 | mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt |
| +0 | -1 | mlir/lib/Dialect/Bufferization/Transforms/CMakeLists.txt |
| +1 | -0 | llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn |
| +1 | -0 | clang/include/clang/Basic/StmtNodes.td |
| +1 | -0 | mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir |
| +1 | -0 | llvm/lib/Target/RISCV/RISCV.td |
| +1 | -0 | llvm/test/Other/new-pm-O0-defaults.ll |
| +1 | -0 | llvm/lib/AsmParser/LLLexer.cpp |
| +1 | -0 | clang/lib/StaticAnalyzer/Core/ExprEngine.cpp |
| +1 | -0 | libc/src/__support/fixed_point/CMakeLists.txt |
| +1 | -0 | llvm/lib/CodeGen/CMakeLists.txt |
| +1 | -0 | llvm/cmake/config-ix.cmake |
| +1 | -0 | libcxx/include/__filesystem/path.h |
| +1 | -0 | llvm/unittests/CodeGen/CMakeLists.txt |
| +1 | -0 | lldb/include/lldb/API/SBValue.h |
| +1 | -0 | clang/lib/Sema/SemaExceptionSpec.cpp |
| +1 | -0 | llvm/include/llvm/AsmParser/LLToken.h |
| +1 | -0 | compiler-rt/lib/sanitizer_common/symbolizer/scripts/global_symbols.txt |
| +1 | -0 | mlir/lib/Conversion/CMakeLists.txt |
| +1 | -0 | mlir/lib/Conversion/ComplexToStandard/CMakeLists.txt |
| +0 | -1 | llvm/lib/Passes/CMakeLists.txt |
| +1 | -0 | mlir/test/Conversion/GPUToROCDL/gpu-to-rocdl.mlir |
| +1 | -0 | clang/include/clang/AST/TextNodeDumper.h |
| +1 | -0 | llvm/include/llvm/Analysis/LoopAccessAnalysis.h |
| +0 | -0 | llvm/test/Bitcode/Inputs/memory-attribute-upgrade.bc |
