NetBSD/pkgsrc-wip f313ce2rust197 distinfo Makefile

rust197: updated to 1.97.1
DeltaFile
+3-3rust197/distinfo
+1-1rust197/Makefile
+4-42 files

FreeNAS/freenas 73f9045src/middlewared/middlewared/api/v27_0_0 vm.py, src/middlewared/middlewared/plugins/vm clone.py crud.py

Stop a VM before destroying its backing zvols on delete

## Problem
Deleting a VM with `zvols=true` tore down the backing zvols before stopping the domain, so ZFS could be pulled out from under a live qemu process — risking in-flight corruption and leaving zvols that fail to destroy with EBUSY. The `force` option also didn't really gate deleting a running VM despite what its description implied.

## Solution
Reject deleting an active (running/suspended) VM unless `force` is set, and stop/undefine the domain before touching its zvols so the block devices are released first; the `force` field description now matches that behaviour. Picked up a few smaller VM-plugin tidy-ups along the way: clone rollback unwinds the snapshots/clones (and half-created VM record) it made if something fails partway, the disk-convert guard treats suspended VMs like running ones, and the convert path check looks at the real destination directory rather than its parent — with unit tests for the convert checks.
DeltaFile
+95-0src/middlewared/middlewared/pytest/unit/plugins/vm/test_convert_validation.py
+29-25src/middlewared/middlewared/plugins/vm/clone.py
+15-6src/middlewared/middlewared/plugins/vm/crud.py
+5-3src/middlewared/middlewared/plugins/vm/vm_device_convert.py
+6-1src/middlewared/middlewared/api/v27_0_0/vm.py
+150-355 files

LLVM/project dfa1360clang/lib/CIR/CodeGen CIRGenBuiltinAMDGPU.cpp, clang/test/CIR/CodeGenHIP builtins-amdgcn-vi-f16.hip builtins-amdgcn-gfx1250.hip

[CIR][AMDGPU] Add support for AMDGCN cos builtins (#197806)

Adds codegen for the following AMDGCN cos builtins:

- __builtin_amdgcn_cosf (float)
- __builtin_amdgcn_cosh (half)
- __builtin_amdgcn_cos_bf16 (bfloat16)

These are lowered to the corresponding `llvm.amdgcn.cos` intrinsic.
DeltaFile
+8-0clang/test/CIR/CodeGenHIP/builtins-amdgcn-vi-f16.hip
+8-0clang/test/CIR/CodeGenHIP/builtins-amdgcn-gfx1250.hip
+7-0clang/test/CIR/CodeGenHIP/builtins-amdgcn.hip
+1-4clang/lib/CIR/CodeGen/CIRGenBuiltinAMDGPU.cpp
+24-44 files

FreeBSD/ports 3e2ba90databases/pgactive distinfo Makefile, databases/pgactive/files patch-src_compat_18_pg__dump_pg__backup__tar.c patch-src_compat_18_pg__dump_pg__backup__archiver.h

databases/pgactive: update to 2.1.8.
DeltaFile
+0-18databases/pgactive/files/patch-src_compat_18_pg__dump_pg__backup__tar.c
+0-12databases/pgactive/files/patch-src_compat_18_pg__dump_pg__backup__archiver.h
+3-3databases/pgactive/distinfo
+2-2databases/pgactive/Makefile
+2-0databases/pgactive/pkg-plist
+7-355 files

LLVM/project 9ec7974llvm CMakeLists.txt

[AMDGPU] Update libc/runtime target to use amdgpu (#210032)

Update libc/runtime targets to use "amdgpu" instead of "amdgcn". This
change is necessary to do libc testing with a
check-libc-amdgpu-amd-amdhsa target. The previous
check-libc-amdgcn-amd-amdhsa target already stopped working after
https://github.com/llvm/llvm-project/pull/209247.

Signed-off-by: John Lu <John.Lu at amd.com>
DeltaFile
+5-5llvm/CMakeLists.txt
+5-51 files

FreeBSD/src a2f50c4sys/amd64/amd64 efirt_machdep.c

amd64 efirt: register all runtime regions as fictitious

This is needed for VM_PHYS_TO_PAGE() to work, which is needed for
pmap_map_io_transient() to work, which is needed for uiomove_fromphys()
to work.

PR:     296348
Reported and tested by: Anton Saietskii <vsasjason at gmail.com>
Reviewed by:    markj
Sponsored by:   The FreeBSD Foundation
MFC after:      1 week
Differential revision:  https://reviews.freebsd.org/D58274
DeltaFile
+3-0sys/amd64/amd64/efirt_machdep.c
+3-01 files

NetBSD/pkgsrc-wip 481fe18taskchampion-sync-server TODO Makefile, taskchampion-sync-server/files taskchampion_sync_server.sh

Try to add rc.d example to taskchampion-sync-server

Fwiw, I am now running this sync server and syncing both locally and
remotely to it. The local (to the server) taskwarrior is 3.3.0 and is
on NetBSD 10.1, but I am also syncing a macOS 26.5.2 taskwarriror 3.4.2
instance against it. Works a treat.
DeltaFile
+26-0taskchampion-sync-server/files/taskchampion_sync_server.sh
+6-8taskchampion-sync-server/TODO
+2-0taskchampion-sync-server/Makefile
+34-83 files

LLVM/project 638d673clang/lib/Sema SemaLifetimeSafety.h, clang/test/Sema/LifetimeSafety annotation-suggestions-fixits.c

[LifetimeSafety] Add better lifetimebound fix-it spelling for C (#209967)

Use `__attribute__((lifetimebound))` as the default lifetimebound fix-it
spelling in pre-C23 C.
C++ and C23 continue to use `[[clang::lifetimebound]]` as the default
spelling.

When no explicit lifetimebound macro is configured, pre-C23 C only looks
for `__attribute__((lifetimebound))`, C++ and C23 keep looking for
`[[clang::lifetimebound]]` macros first, then
`__attribute__((lifetimebound))`.

Follow up of https://github.com/llvm/llvm-project/pull/204045
DeltaFile
+132-0clang/test/Sema/LifetimeSafety/annotation-suggestions-fixits.c
+13-8clang/lib/Sema/SemaLifetimeSafety.h
+145-82 files

LLVM/project eee37ballvm/lib/Target/AMDGPU SIRegisterInfo.cpp, llvm/test/CodeGen/AMDGPU eliminate-frame-index-flat-scratch-svs.mir

[AMDGPU] Fold constant offset into SV form addressing in SVS frame index fallback
DeltaFile
+16-16llvm/test/CodeGen/AMDGPU/eliminate-frame-index-flat-scratch-svs.mir
+13-2llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
+29-182 files

LLVM/project 7fc7d8dutils/bazel/llvm-project-overlay/libc BUILD.bazel

[Bazel] Fixes e3d3b3b (#210068)

This fixes e3d3b3b0cf3672480d6f781a9726cec1e7983d14.

Buildkite error link:
https://buildkite.com/llvm-project/upstream-bazel/builds?commit=e3d3b3b0cf3672480d6f781a9726cec1e7983d14

Co-authored-by: Google Bazel Bot <google-bazel-bot at google.com>
DeltaFile
+1-0utils/bazel/llvm-project-overlay/libc/BUILD.bazel
+1-01 files

OpenBSD/ports evbC7EMwww/librewolf distinfo Makefile

   www/librewolf: update to 152.0.6-1

   www/mozilla-firefox/files/policies.json has some changes that may
   be relevant for LibreWolf but I don't have time to look at that.
   Can be done later.

   MAINTAINER indicated not working on this port for now
   Identical diff from yaydn, thanks
   OK landry@
VersionDeltaFile
1.5+2-2www/librewolf/distinfo
1.5+1-1www/librewolf/Makefile
+3-32 files

LLVM/project d333df5lldb/source/Target Target.cpp

[LLDB] Print stderr in HandleStop (#208875)

There are some testcases silently fail in stopping hook without
returning anything on FreeBSD. We dump the error from the handler to
make it easier to debug.
DeltaFile
+2-0lldb/source/Target/Target.cpp
+2-01 files

LLVM/project 0067404llvm/include/llvm/IR PatternMatch.h, llvm/lib/Transforms/InstCombine InstCombineCasts.cpp

[PatternMatch] Add m_SpecificType(Type*) matcher (#208427)

Fixes #208401.
DeltaFile
+50-53llvm/lib/Transforms/InstCombine/InstCombineCasts.cpp
+33-0llvm/include/llvm/IR/PatternMatch.h
+23-0llvm/unittests/IR/PatternMatch.cpp
+106-533 files

FreeNAS/freenas 4c1bad4src/middlewared/middlewared/plugins/pool_ pool_disk_operations.py

NAS-141806 / 26.0.0-RC.1 / remove duplicate code (by yocalebo) (#19341)

A bunch of duplicate code in pool_disk_operations.py just so we can
generate a comma separated string of disks that the action is being
taken against.

Original PR: https://github.com/truenas/middleware/pull/19339

Co-authored-by: caleb <yocalebo at gmail.com>
DeltaFile
+13-19src/middlewared/middlewared/plugins/pool_/pool_disk_operations.py
+13-191 files

LLVM/project f0aeec3clang/docs DebuggingCoroutines.rst DebuggingCoroutines.md, llvm/test/CodeGen/AArch64 sve-fixed-length-fp-extend-bf16.ll

Rebase

Created using spr 1.3.7
DeltaFile
+803-803llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-f32-agent.ll
+0-1,295clang/docs/DebuggingCoroutines.rst
+1,270-0clang/docs/DebuggingCoroutines.md
+852-327llvm/test/Transforms/LoopIdiom/cyclic-redundancy-check.ll
+0-1,007clang/docs/BoundsSafety.rst
+994-0llvm/test/CodeGen/AArch64/sve-fixed-length-fp-extend-bf16.ll
+3,919-3,4321,222 files not shown
+41,855-18,0291,228 files

FreeNAS/freenas 4f7d949src/middlewared/middlewared/plugins/pool_ pool_disk_operations.py

NAS-141806 / 27.0.0-BETA.1 / remove duplicate code (#19339)

A bunch of duplicate code in pool_disk_operations.py just so we can
generate a comma separated string of disks that the action is being
taken against.
DeltaFile
+13-19src/middlewared/middlewared/plugins/pool_/pool_disk_operations.py
+13-191 files

LLVM/project 8c22bbdllvm/lib/Target/RISCV RISCVISelLowering.cpp

[RISCV][P-ext] Replace lowerBuildVectorAsRV32PNarrowingShift with shuffle lowering. (#209088)

Add an implementation of isExtractSubvectorCheap for extracting
v2i16/v4i8 from a v4i16/v8i8 vector on RV32. This allows the
build_vector+extract_elt pattern to be turned into
shuffle_vector+extract_subvectors.

Assisted-by: Claude
DeltaFile
+62-46llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+62-461 files

LLVM/project 2b43f72clang/docs DebuggingCoroutines.rst DebuggingCoroutines.md, flang/test/Semantics conditional-arg.f90

Rebase

Created using spr 1.3.7
DeltaFile
+3,622-0mlir/lib/Dialect/OpenACC/Transforms/ACCCGToGPU.cpp
+803-803llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-f32-agent.ll
+0-1,295clang/docs/DebuggingCoroutines.rst
+1,270-0clang/docs/DebuggingCoroutines.md
+852-327llvm/test/Transforms/LoopIdiom/cyclic-redundancy-check.ll
+1,060-19flang/test/Semantics/conditional-arg.f90
+7,607-2,4442,428 files not shown
+59,384-28,9512,434 files

LLVM/project 96cab30llvm/lib/IR VerifierAMDGPU.cpp, llvm/test/Assembler callbr.ll

[AMDGPU] Improve amdgcn_kill verification (#208220)
DeltaFile
+41-0llvm/test/Assembler/callbr.ll
+7-3llvm/lib/IR/VerifierAMDGPU.cpp
+48-32 files

FreeBSD/ports 584636dchinese/opencc pkg-plist Makefile, chinese/opencc/files patch-cmake_GitVersion.cmake patch-CMakeLists.txt

chinese/opencc: Upgrade from 1.3.1 to 1.4.1.

Changes in this update:
- Enable the Jieba segmentation plugin via a new JIEBA option (default on).
- OpenCC now requires C++17: USES compiler:c++11-lib -> c++17-lang.
- Regenerate files/patch-CMakeLists.txt for the reorganized upstream tree.
- Add files/patch-cmake_GitVersion.cmake so the release tarball (which
  ships without Git metadata) reports 1.4.1 instead of 1.4.0.
  Obtained from upstream commit c23e743702f4.

PR:             ports/296829
Approved by:    maintainer
DeltaFile
+28-13chinese/opencc/pkg-plist
+16-0chinese/opencc/files/patch-cmake_GitVersion.cmake
+9-3chinese/opencc/Makefile
+4-4chinese/opencc/files/patch-CMakeLists.txt
+3-3chinese/opencc/distinfo
+1-1textproc/goldendict/Makefile
+61-249 files not shown
+70-2615 files

LLVM/project 0852ac5llvm/lib/Target/PowerPC PPCSchedule440.td PPCScheduleE5500.td

[PowerPC] Remove itinerary IIC_LdStDCBA (#207227)

The itinerary IIC_LdStDCBA is defined and used in scheduling models, but
no instruction is assigned to it. However, since the instruction is
basically retired (not part of the portable Power ISA), and all
scheduling models model it similar to IIC_LdStDCBF, the itinerary can be
removed.
DeltaFile
+0-7llvm/lib/Target/PowerPC/PPCSchedule440.td
+0-4llvm/lib/Target/PowerPC/PPCScheduleE5500.td
+0-4llvm/lib/Target/PowerPC/PPCScheduleE500mc.td
+0-4llvm/lib/Target/PowerPC/PPCScheduleE500.td
+0-2llvm/lib/Target/PowerPC/PPCScheduleA2.td
+0-1llvm/lib/Target/PowerPC/PPCSchedule.td
+0-221 files not shown
+0-237 files

LLVM/project 73aa910libsycl/include/sycl/__impl nd_item.hpp group.hpp, libsycl/test/basic sub_group_common.cpp

[libsycl] Implement nd_range kernel submissions (#206505)

This PR adds core SYCL 2020 nd_range kernel submissions (including
nd_item, group, and sub_group).

Assisted with GH Copilot.

---------

Signed-off-by: Tikhomirova, Kseniya <kseniya.tikhomirova at intel.com>
DeltaFile
+183-0libsycl/include/sycl/__impl/nd_item.hpp
+147-0libsycl/include/sycl/__impl/group.hpp
+112-0libsycl/include/sycl/__impl/sub_group.hpp
+97-0libsycl/unittests/queue/sycl_kernel_launch.cpp
+89-0libsycl/include/sycl/__impl/nd_range.hpp
+80-0libsycl/test/basic/sub_group_common.cpp
+708-015 files not shown
+1,167-1721 files

LLVM/project beee8c8clang/docs DebuggingCoroutines.rst DebuggingCoroutines.md, flang/test/Semantics conditional-arg.f90

Rebase

Created using spr 1.3.7
DeltaFile
+3,622-0mlir/lib/Dialect/OpenACC/Transforms/ACCCGToGPU.cpp
+803-803llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-f32-agent.ll
+0-1,295clang/docs/DebuggingCoroutines.rst
+1,270-0clang/docs/DebuggingCoroutines.md
+1,060-19flang/test/Semantics/conditional-arg.f90
+0-1,007clang/docs/BoundsSafety.rst
+6,755-3,1242,599 files not shown
+55,447-29,1972,605 files

LLVM/project c7a5b9cllvm/lib/Transforms/Scalar LoopIdiomRecognize.cpp, llvm/test/Analysis/HashRecognize cyclic-redundancy-check.ll

[LoopIdiomRecognize] Enable clmul optimization for CRC loops (#203405)

The current `optimizeCRCLoop` function always optimizes CRC loops to use
a 256-entry Sarwate lookup table to process a byte at a time (except on
Hexagon and with optsize). However, some targets are able to process
larger chunks of CRC data with carry-less/polynomial multiplication
instructions. Implement this approach in IR for such targets using the
`llvm.clmul` intrinsic. (Only with optsize for the moment, though.)

Like the current CRC loop optimization, this does not apply to the
Hexagon target, despite it having a `pmpyw` instruction.

Assisted-by: Claude Opus 4.8
DeltaFile
+852-327llvm/test/Transforms/LoopIdiom/cyclic-redundancy-check.ll
+761-0llvm/test/Transforms/LoopIdiom/RISCV/cyclic-redundancy-check.ll
+707-0llvm/test/Transforms/LoopIdiom/X86/cyclic-redundancy-check.ll
+707-0llvm/test/Transforms/LoopIdiom/AArch64/cyclic-redundancy-check.ll
+218-0llvm/test/Analysis/HashRecognize/cyclic-redundancy-check.ll
+168-8llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp
+3,413-3356 files not shown
+3,519-33512 files

LLVM/project 6e7ff09llvm/lib/Target/AMDGPU SIInsertWaitcnts.cpp

[AMDGPU] Improve debug printing of regunits in SIInsertWaitcnts (#210066)

Use the standard printRegUnit helper.
DeltaFile
+4-2llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
+4-21 files

OPNSense/src 75fa38csys/dev/igc if_igc.c

foo
DeltaFile
+2-0sys/dev/igc/if_igc.c
+2-01 files

LLVM/project 122efb2libcxx/include/__algorithm is_heap_until.h, libcxx/test/std/algorithms/alg.sorting/alg.heap.operations/is.heap ranges_is_heap_until.pass.cpp

[libc++] Optimize std::is_heap_until (#209141)

Fixes #208299
DeltaFile
+30-23libcxx/include/__algorithm/is_heap_until.h
+6-0libcxx/test/std/algorithms/alg.sorting/alg.heap.operations/is.heap/ranges_is_heap_until.pass.cpp
+36-232 files

OpenBSD/src lrv7l30lib/libssl d1_both.c

   Make dtls1_do_write_ccs() self contained.

   A ChangeCipherSpec message is always the same single byte. Make
   dtls1_do_write_ccs() know how to send this message, which avoids the use of
   buffers and needing to keep copies for retransmission.

   ok kenjiro@ tb@
VersionDeltaFile
1.99+5-4lib/libssl/d1_both.c
+5-41 files

LLVM/project 25c3eeflldb/source/Plugins/Process/Utility InferiorCallPOSIX.cpp

fixup! Support Re-export Symbol for FunctionCall
DeltaFile
+23-25lldb/source/Plugins/Process/Utility/InferiorCallPOSIX.cpp
+23-251 files

LLVM/project 12cac22llvm/lib/Transforms/Vectorize SLPVectorizer.cpp, llvm/test/Transforms/SLPVectorizer/X86 loop-invariant-gather-inst-count.ll rgb_phi.ll

[𝘀𝗽𝗿] initial version

Created using spr 1.3.7
DeltaFile
+64-64llvm/test/Transforms/SLPVectorizer/X86/loop-invariant-gather-inst-count.ll
+54-33llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
+9-9llvm/test/Transforms/SLPVectorizer/X86/rgb_phi.ll
+8-7llvm/test/Transforms/SLPVectorizer/X86/phi-removed-on-operand-vectorization.ll
+5-5llvm/test/Transforms/SLPVectorizer/X86/deleted-instructions-clear.ll
+140-1185 files