FreeNAS/freenas 879b61dtests/api2 test_attachment_querying.py

Cover snapshot-task delegate in dataset attachment listing

(cherry picked from commit 7ad64bae45af3298335fd50bd276d8e9422dc006)
DeltaFile
+25-0tests/api2/test_attachment_querying.py
+25-01 files

FreeNAS/freenas eecf394tests/api2 test_replication.py

Parametrize attachment-delegate toggle test over replication and snapshot tasks

(cherry picked from commit bc1d671d5ac838c914507af29f596c3583a7c8e1)
DeltaFile
+39-21tests/api2/test_replication.py
+39-211 files

FreeNAS/freenas 6cc93bctests/api2 test_replication.py test_attachment_querying.py

NAS-141901 / 26.0.0-RC.1 / Add attachment-delegate regression tests for type-safe snapshot tasks (#19378)

Adds integration coverage for the attachment-delegate paths that break
when a delegate returns type-safe models instead of dicts — the
fragility behind the recent `pool.export` crash. `pool.snapshottask` is
the only delegate returning models
([NAS-139294](https://ixsystems.atlassian.net/browse/NAS-139294)), and
no existing test exercised it through these paths.

- `test_attachment_delegate_toggle` is parametrized over a replication
task (dict delegate) and a periodic snapshot task (model delegate). The
snapshot-task case covers the non-cascade `pool.export` disable /
`enable_on_import` bookkeeping and the re-import re-enable step.
- `test_attachment_name_for_snapshot_task` lists a snapshot task via
`pool.dataset.attachments_with_path`, exercising the `getattr`
(non-dict) branch of the base delegate's `get_attachment_name`.

Verified on a 26/INCREMENTAL VM: all three cases pass on current code,
and both regression guards fail with
`'PeriodicSnapshotTaskQueryResultItem' object is not subscriptable` when
their respective fix is reverted.
DeltaFile
+39-21tests/api2/test_replication.py
+25-0tests/api2/test_attachment_querying.py
+64-212 files

LLVM/project 9439725llvm/test/MC/Disassembler/AMDGPU gfx1011_dlops.txt gfx12_dasm_vop3c.txt

AMDGPU: Migrate disassembler tests to use subarch triples (#211596)
DeltaFile
+9-9llvm/test/MC/Disassembler/AMDGPU/gfx1011_dlops.txt
+8-8llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3c.txt
+8-8llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3c_dpp8.txt
+8-8llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vop3c_dpp16.txt
+8-8llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vopcx_dpp8.txt
+8-8llvm/test/MC/Disassembler/AMDGPU/gfx12_dasm_vopcx_dpp16.txt
+49-49286 files not shown
+609-609292 files

LLVM/project 77e879flibunwind/src DwarfParser.hpp, libunwind/test ra_sign_state.pass.cpp CMakeLists.txt

[libunwind][AArch64] Support .cfi_set_ra_state (#209950)

This new CFI directive directly assigns an RA signing state to the RA_SIGN_STATE DWARF pseudo-register for use when unwinding, to indicate whether the value of PC has been used as a diversifier for return address signing. The new directive subsumes and replaces .cfi_negate_ra_state_with_pc, which was found to be unsuitable for descibing some block layouts [1], particularly in hot-cold-split functions.

1: https://github.com/ARM-software/abi-aa/pull/346
DeltaFile
+35-1libunwind/test/ra_sign_state.pass.cpp
+20-0libunwind/src/DwarfParser.hpp
+18-0libunwind/test/CMakeLists.txt
+6-1libunwind/test/configs/apple-libunwind-system.cfg.in
+3-0libunwind/test/configs/llvm-libunwind-shared.cfg.in
+3-0libunwind/test/configs/llvm-libunwind-static.cfg.in
+85-22 files not shown
+89-28 files

LLVM/project 1f93f28clang/docs ReleaseNotes.md, clang/lib/Sema SemaTemplateInstantiateDecl.cpp

[Clang] [Sema] Added a check for `NameInfo` not being empty after template instantiation (#210610)

Fixes #210234 

As per my investigation (mostly following stack traces and dumping
variable values), a default empty `DeclarationNameInfo` was being
returned after template substitution [over
here](https://github.com/llvm/llvm-project/blob/c45b4e4d00bed488d6ece5608560561732ae5b9e/clang/lib/Sema/SemaTemplateInstantiateDecl.cpp#L3270).

```cpp
// D-.>getNameInfo() has actual data here
 
 DeclarationNameInfo NameInfo
    = SemaRef.SubstDeclarationNameInfo(D->getNameInfo(), TemplateArgs);

// NameInfo has default values
```

This was being passed on directly to `CXXDestructorDecl::Create` leading

    [3 lines not shown]
DeltaFile
+13-0clang/test/SemaTemplate/friend.cpp
+5-0clang/lib/Sema/SemaTemplateInstantiateDecl.cpp
+1-0clang/docs/ReleaseNotes.md
+19-03 files

LLVM/project 08505c9llvm/test/MC/AMDGPU gfx7_unsupported.s gfx8_unsupported.s

AMDGPU: Migrate assembler tests to subarch triples with error changes (#211592)

Since these cases dropped the -mcpu argument, the error messages changed
to use the canonical name.
DeltaFile
+864-864llvm/test/MC/AMDGPU/gfx7_unsupported.s
+614-614llvm/test/MC/AMDGPU/gfx8_unsupported.s
+223-223llvm/test/MC/AMDGPU/literals.s
+135-135llvm/test/MC/AMDGPU/vopc-vi.s
+28-28llvm/test/MC/AMDGPU/flat-scratch-st-mode.s
+24-24llvm/test/MC/AMDGPU/add-sub-no-carry.s
+1,888-1,8884 files not shown
+1,938-1,93810 files

LLVM/project 52bc410clang/include/clang/AST TypeBase.h TypeLoc.h, clang/lib/AST ASTContext.cpp TypePrinter.cpp

[BoundsSafety] Introduce LateParsedAttrType AST placeholder type (#204125)

Split out from #179612 to make review easier. No functional change.

This introduces `LateParsedAttrType`, a new AST placeholder type used
during late parsing of type attributes. The actual late parsing
mechanism that uses this type is in #179612 and will be split into a
follow-up PR.
DeltaFile
+35-0clang/include/clang/AST/TypeBase.h
+31-0clang/include/clang/AST/TypeLoc.h
+20-0clang/lib/Sema/TreeTransform.h
+18-0clang/lib/AST/ASTContext.cpp
+15-0clang/lib/AST/TypePrinter.cpp
+9-0lldb/source/Plugins/TypeSystem/Clang/TypeSystemClang.cpp
+128-014 files not shown
+181-020 files

LLVM/project 08a034bflang/lib/Lower ConvertExpr.cpp, llvm/test/CodeGen/AMDGPU/GlobalISel legalize-load-global.mir legalize-load-local.mir

Rebase, cleanup

Created using spr 1.3.7
DeltaFile
+9,398-9,218llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir
+6,993-6,921llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir
+13,068-0llvm/test/CodeGen/RISCV/GlobalISel/atomicrmw-max-min-umax-umin.ll
+5,803-5,808llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir
+0-7,750flang/lib/Lower/ConvertExpr.cpp
+3,842-3,722llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant.mir
+39,104-33,4194,350 files not shown
+329,058-206,0124,356 files

LLVM/project ee96eb7llvm/test/CodeGen/AMDGPU module-flag-xnack.ll module-flag-xnack-sramecc-combined.ll, llvm/test/Transforms/Inline/AMDGPU inline-max-bb-debug.ll

AMDGPU: Convert new tests to subarch triples (#211584)

These are tests added after the recent batch migration to new
triples.
DeltaFile
+10-10llvm/test/CodeGen/AMDGPU/module-flag-xnack.ll
+3-3llvm/test/CodeGen/AMDGPU/module-flag-xnack-sramecc-combined.ll
+2-2llvm/test/CodeGen/AMDGPU/v_swap_b16.mir
+2-2llvm/test/CodeGen/AMDGPU/gfx11-twoaddr-fma-fake16.mir
+1-1llvm/test/CodeGen/AMDGPU/si-pre-allocate-wwm-regs-invalidate-rci.mir
+1-1llvm/test/Transforms/Inline/AMDGPU/inline-max-bb-debug.ll
+19-196 files not shown
+25-2512 files

OPNSense/core 9412fa3src/opnsense/www/js/widgets Services.js

system: service widget based on community feedback #10553

Tiles are still there but markup is more "native" to the dashboard.
Header is back.  The columns have a bigger minimum size.

It all leads to being less readable, useful and compact.  Not sure
about it.
DeltaFile
+14-9src/opnsense/www/js/widgets/Services.js
+14-91 files

LLVM/project f7f9cc9mlir/lib/Dialect/OpenACC/Transforms ACCCGToGPU.cpp, mlir/test/Dialect/OpenACC acc-cg-to-gpu-block-redundant-seq-gang-private.mlir

[acc] Refine launch-dim handling for sequential block-redundant ancestors (#211153)

Sequential `gpu_block_redundant` ancestors need selective launch-dim
handling in `getAncestorParDims`: including them always widens
gang-private to per-thread; omitting them always can predicate
block-redundant bodies on `blockIdx` after partition.

Include launch dims when the block-redundant loop is worksharing or is
the innermost parallel parent; skip them for an outer sequential
block-redundant wrapper around nested worksharing.
DeltaFile
+57-0mlir/test/Dialect/OpenACC/acc-cg-to-gpu-block-redundant-seq-gang-private.mlir
+19-5mlir/lib/Dialect/OpenACC/Transforms/ACCCGToGPU.cpp
+76-52 files

LLVM/project 0e79bddlibcxx/test/std/input.output/iostream.objects many-ints.dat, llvm/test/CodeGen/AArch64 sve-fixed-vector-lrint.ll sve-llrint.ll

Merge branch 'main' into users/arsenm/amdgpu/migrate-llvm-mca-tests-subarch-triple
DeltaFile
+5,000-0libcxx/test/std/input.output/iostream.objects/many-ints.dat
+490-1,132llvm/test/CodeGen/AArch64/sve-fixed-vector-lrint.ll
+319-1,280llvm/test/CodeGen/AArch64/sve-llrint.ll
+319-1,280llvm/test/CodeGen/AArch64/sve-lrint.ll
+740-540llvm/test/Transforms/LoopUnroll/RISCV/vector.ll
+962-40llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.ll
+7,830-4,272734 files not shown
+30,266-16,983740 files

OPNSense/core 68c0174src/opnsense/mvc/app/models/OPNsense/Interfaces NetworkInterface.php

modify the serializeToConfig to set the uuid of the new network ident… (#10600)

* modify the serializeToConfig to set the uuid of the new network identifier instead of the internal random generated uuid

* Update src/opnsense/mvc/app/models/OPNsense/Interfaces/NetworkInterface.php

Co-authored-by: Ad Schellevis <AdSchellevis at users.noreply.github.com>

* remove the exception if the node reference is not found

---------

Co-authored-by: kemoycampbell <ksc2650 at rit.edu>
Co-authored-by: Ad Schellevis <AdSchellevis at users.noreply.github.com>
DeltaFile
+8-1src/opnsense/mvc/app/models/OPNsense/Interfaces/NetworkInterface.php
+8-11 files

LLVM/project 6a23069lldb/include/lldb/API SBProcessInfo.h, lldb/source/API SBProcessInfo.cpp

Fix ProcessELFCore::GetProcessInfo() to return expected results. (#210807)

Getting the process info from ProcessELFCore would always return the
information from the prpsinfo.pr_psargs from the NT_PRPSINFO. This meant
if the process was launched with a symlink, the process info would
always claim the main executable was the symlink. We want the process
info's executable to always be the resolved executable when possible.
The DynamicLoaderPOSIXDYLD was using the process info to load the main
executable if it wasn't set, or it was comparing if the main
executable's module spec matched the process info, and if it didn't
match it would end up trying to load the main executable using the
process info. We also ask for the UUID from the process before trying to
use the process info to replace the executable in
DynamicLoaderPOSIXDYLD::ResolveExecutableModule().
DeltaFile
+35-3lldb/test/API/functionalities/postmortem/elf-core/TestLinuxCore.py
+24-2lldb/source/Plugins/Process/elf-core/ProcessElfCore.cpp
+9-0lldb/source/API/SBProcessInfo.cpp
+5-0lldb/source/Plugins/DynamicLoader/POSIX-DYLD/DynamicLoaderPOSIXDYLD.cpp
+4-0lldb/include/lldb/API/SBProcessInfo.h
+77-55 files

LLVM/project 2958d9fllvm/lib/Target/AMDGPU AMDGPUMemoryUtils.cpp AMDGPUMemoryUtils.h

[AMDGPU] Consult AA for non-atomic clobbers in isReallyAClobber

isReallyAClobber (used by AMDGPUAnnotateUniformValues to decide whether a uniform
load may be marked !amdgpu.noclobber) only queried alias analysis for atomics;
every other memory-writing MemoryDef (plain stores, memory intrinsics, calls)
fell through to an unconditional "return true", declaring it a clobber without
asking AA.

As a result a uniform, read-only load is denied !amdgpu.noclobber whenever
MemorySSA's clobber walk surfaces such a def through a loop MemoryPhi, even when
AA can trivially prove NoAlias (e.g. an LDS/addrspace(3) write vs a
global/addrspace(1) load). Without noclobber the load is selected as a vector
GLOBAL_LOAD instead of a scalar s_load, adding a v_readfirstlane round-trip when
the value feeds a scalar operand.

Query AA generally via getModRefInfo for the fall-through case, while keeping the
fence/barrier whitelist and the pointer-level atomic special case (getModRefInfo
over-reports Mod for an atomic's ordering effects). The load's MemoryLocation is
threaded through so addressing/size precision applies.
DeltaFile
+15-6llvm/lib/Target/AMDGPU/AMDGPUMemoryUtils.cpp
+5-4llvm/lib/Target/AMDGPU/AMDGPUMemoryUtils.h
+20-102 files

LLVM/project 777bc94llvm/lib/Target/NVPTX NVPTXLowerAlloca.cpp, llvm/test/CodeGen/NVPTX vaargs.ll lower-byval-args.ll

[NVPTX] Lower allocas to the local address space (#204346)

Alternative to #201772.

When SelectionDAG expands a small memcpy/memmove/memset it can raise the
alignment of the
destination stack object, but only when the destination is a bare
FrameIndex. Since #121710,
NVPTX treats allocas as assumed-local, and InferAddressSpaces rewrites
the intrinsic
operands to addrspacecasts. ISel no longer sees the frame index, the
alignment isn't raised,
and small unaligned copies are expanded byte-by-byte. We observed up to
1.9x slower kernels
in JuliaGPU/CUDA.jl#3162.

#201772 fixed this in SelectionDAG by looking through addrspacecasts to
recover the stack
object. Per review feedback there, this PR takes a different approach:

    [39 lines not shown]
DeltaFile
+130-104llvm/test/CodeGen/NVPTX/vaargs.ll
+64-78llvm/lib/Target/NVPTX/NVPTXLowerAlloca.cpp
+64-75llvm/test/CodeGen/NVPTX/lower-byval-args.ll
+131-0llvm/test/CodeGen/NVPTX/memcpy-alloca-align.ll
+48-52llvm/test/CodeGen/NVPTX/variadics-backend.ll
+65-9llvm/test/CodeGen/NVPTX/lower-alloca.ll
+502-31811 files not shown
+645-42217 files

LLVM/project d8f7777clang/test/CodeGen pragma-weak-darwin.c

[clang][test] Add Darwin pragma weak alias IR coverage (#211499)

Add Clang IR coverage for `#pragma weak alias = target` on Darwin.

The test verifies that Clang:

- emits the alias with weak linkage;
- keeps calls referencing the alias instead of replacing them with the
aliasee.

This is a test-only follow-up to #198148 and covers the Clang lowering
path used by #111321.
DeltaFile
+14-0clang/test/CodeGen/pragma-weak-darwin.c
+14-01 files

LLVM/project 1b5b087flang/lib/Lower ConvertExpr.cpp, llvm/test/CodeGen/AMDGPU/GlobalISel legalize-load-global.mir legalize-load-local.mir

Merge branch 'main' into users/ziqingluo/PR-179151882
DeltaFile
+9,414-9,234llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir
+7,009-6,937llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir
+13,068-0llvm/test/CodeGen/RISCV/GlobalISel/atomicrmw-max-min-umax-umin.ll
+5,819-5,824llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir
+0-7,750flang/lib/Lower/ConvertExpr.cpp
+3,848-3,728llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant.mir
+39,158-33,4738,179 files not shown
+426,912-248,7688,185 files

LLVM/project aa00eaellvm/test/Transforms/SLPVectorizer/X86 reassociated-fma-reduction.ll

[SLP][NFC]Add a test with the reassociative fma, NFC



Reviewers: 

Pull Request: https://github.com/llvm/llvm-project/pull/211635
DeltaFile
+43-0llvm/test/Transforms/SLPVectorizer/X86/reassociated-fma-reduction.ll
+43-01 files

LLVM/project a1e7b71flang/lib/Semantics check-omp-variant.cpp

Clarify metadirective local DSA check

- Evaluate non-static locals directly where references under DEFAULT(NONE) are
  checked.

- Keep using the ultimate symbol so a nested data-sharing clause other than
  PRIVATE still creates the required reference in the enclosing construct.
DeltaFile
+6-14flang/lib/Semantics/check-omp-variant.cpp
+6-141 files

FreeBSD/doc b95b319website/data/en/news news.toml

website: fix date for ports freeze news

Approved by: doceng (implicit)
DeltaFile
+1-1website/data/en/news/news.toml
+1-11 files

LLVM/project ac61623clang/lib/CIR/CodeGen CIRGenAtomic.cpp, clang/test/CIR/CodeGen atomic.c

[CIR] Implement convert to atomic intptr through temp alloca (#210794)

Implement the conversion to atomic int pointer through temp alloca
DeltaFile
+56-0clang/test/CIR/CodeGen/atomic.c
+25-11clang/lib/CIR/CodeGen/CIRGenAtomic.cpp
+81-112 files

LLVM/project 2f730a8llvm/docs ReleaseNotes.md, llvm/test/tools/llvm-mca/AMDGPU subarch-triple-no-mcpu.s

llvm-mca: Stop defaulting to "native" for the CPU (#211612)

This would warn whenever using a triple that isn't for the host
architecture. Other tools don't do this. Copy what llc does and
default to no cpu.
DeltaFile
+10-0llvm/test/tools/llvm-mca/AMDGPU/subarch-triple-no-mcpu.s
+3-5llvm/tools/llvm-mca/llvm-mca.cpp
+2-0llvm/docs/ReleaseNotes.md
+15-53 files

FreeBSD/doc 8930089website/content/ru/news/2026-ports-freeze _index.adoc, website/data/ru/news news.toml

website: ports freeze news translated to Russian

Differential Revision: https://reviews.freebsd.org/D58420
DeltaFile
+40-0website/content/ru/news/2026-ports-freeze/_index.adoc
+5-0website/data/ru/news/news.toml
+45-02 files

LLVM/project bc711b1flang/lib/Semantics check-omp-structure.cpp check-omp-structure.h, llvm/include/llvm/Frontend/OpenMP OMP.td

[flang][OpenMP] Switch TableGen generation to use llvm::EnumSet

Replace the remaining uses of the common::EnumSet-based OmpClauseSet to
llvm::omp::ClauseSet.
DeltaFile
+20-19flang/lib/Semantics/check-omp-structure.cpp
+4-9flang/lib/Semantics/check-omp-structure.h
+1-1llvm/include/llvm/Frontend/OpenMP/OMP.td
+25-293 files

LLVM/project 9c1b20eflang/lib/Semantics check-directive-structure.h check-omp-structure.cpp

Specialize IterateOverMembers instead of ClauseSetToString

There was still a use of common::EnumSet::IterateOverMembers left
over after the prior changes. Get rid of it via the specialization,
and revert the specialization of ClauseSetToString, which was
originally implemented using IterateOverMembers.
DeltaFile
+22-7flang/lib/Semantics/check-directive-structure.h
+4-11flang/lib/Semantics/check-omp-structure.cpp
+3-9flang/lib/Semantics/check-acc-structure.cpp
+2-2flang/lib/Semantics/check-omp-structure.h
+2-2flang/lib/Semantics/check-acc-structure.h
+33-315 files

LLVM/project 078b2d6flang/lib/Semantics check-directive-structure.h check-omp-structure.cpp

[flang] Provide "clause set" type as parameter to DirectiveStructureChecker

This will remove the hardcoded dependence of DirectiveStructureChecker on
the common::EnumSet class. Both consumers of it will be able to use their
own type for the clause set.

The only complication was the ClauseSetToString member function, whose
implementation depended on the specifics of common::EnumSet, namely the
IterateOverMembers member function. It was moved out of the class, and
turned into a function template to make it possible to provide different
specializations for common::EnumSet and llvm::EnumSet.
DeltaFile
+59-75flang/lib/Semantics/check-directive-structure.h
+14-1flang/lib/Semantics/check-omp-structure.cpp
+12-0flang/lib/Semantics/check-acc-structure.cpp
+5-1flang/lib/Semantics/check-omp-structure.h
+5-1flang/lib/Semantics/check-acc-structure.h
+95-785 files

LLVM/project 665f8fcflang/lib/Lower/OpenMP OpenMP.cpp

format
DeltaFile
+6-2flang/lib/Lower/OpenMP/OpenMP.cpp
+6-21 files

LLVM/project f87aef7flang/include/flang/Semantics openmp-directive-sets.h, flang/lib/Lower/OpenMP OpenMP.cpp

[flang][OpenMP] Use llvm::omp::DirectiveSet instead of common::EnumSet

Replace uses of OmpDirectiveSet (defined in terms of common::EnumSet)
with the common llvm::omp::DirectiveSet (defined via llvm::EnumSet).

The llvm::omp::DirectiveSet class will also be used in openmp-parsers,
where OmpDirectiveSet was an instance of llvm::Bitset.
DeltaFile
+58-60flang/include/flang/Semantics/openmp-directive-sets.h
+23-24flang/lib/Lower/OpenMP/OpenMP.cpp
+21-23flang/lib/Parser/openmp-parsers.cpp
+10-9flang/lib/Semantics/check-omp-structure.cpp
+2-2flang/lib/Semantics/check-omp-structure.h
+1-1flang/lib/Semantics/check-omp-loop.cpp
+115-1191 files not shown
+117-1197 files