Displaying 1 50 of 281,811 commits (0.021s)

LLVM — cfe/trunk/test/CodeGen dump-struct-builtin.c

add check for long double for __builtin_dump_struct

LLVM — llvm/trunk/tools/llvm-mca Dispatch.cpp InstrBuilder.cpp

[llvm-mca] Remove method Instruction::isZeroLatency(). NFCI

LLVM — llvm/trunk/lib/Transforms/Scalar LoopInterchange.cpp, llvm/trunk/test/Transforms/LoopInterchange currentLimitation.ll

[LoopInterchange] Use getExitBlock()/getExitingBlock instead of manual impl.

This also means we have to check if the latch is the exiting block now,
as `transform` expects the latches to be the exiting blocks too.


Reviewers: efriedma, davide, karthikthecool

Reviewed By: efriedma

Differential Revision: https://reviews.llvm.org/D45279

LLVM — llvm/trunk/lib/Target/AArch64 AArch64RegisterInfo.td, llvm/trunk/lib/Target/AArch64/AsmParser AArch64AsmParser.cpp

[AArch64][SVE] Asm: Add AsmOperand classes for SVE gather/scatter addressing modes.

This patch adds parsing support for 'vector + shift/extend' and
corresponding asm operand classes, needed for implementing SVE's
gather/scatter addressing modes.

The added combinations of vector (ZPR) and Shift/Extend are:

  ZPR64ExtLSL8:           signed 64-bit offsets  (z0.d)
  ZPR32ExtUXTW8:        unsigned 32-bit offsets  (z0.s, uxtw)
  ZPR32ExtSXTW8:          signed 32-bit offsets  (z0.s, sxtw)

Unpacked and unscaled:
  ZPR64ExtUXTW8:        unsigned 32-bit offsets  (z0.d, uxtw)
  ZPR64ExtSXTW8:          signed 32-bit offsets  (z0.d, sxtw)

Unpacked and scaled:
  ZPR64ExtUXTW<scale>:  unsigned 32-bit offsets  (z0.d, uxtw #<shift>)
  ZPR64ExtSXTW<scale>:    signed 32-bit offsets  (z0.d, sxtw #<shift>)

  ZPR32ExtUXTW<scale>:  unsigned 32-bit offsets  (z0.s, uxtw #<shift>)
  ZPR32ExtSXTW<scale>:    signed 32-bit offsets  (z0.s, sxtw #<shift>)
  ZPR64ExtLSL<scale>:   unsigned 64-bit offsets  (z0.d,  lsl #<shift>)

    [15 lines not shown]

LLVM — llvm/trunk/lib/Transforms/Scalar Reassociate.cpp, llvm/trunk/test/Transforms/Reassociate reassociate_dbgvalue_discard.ll

[DebugInfo] Invalidate debug info in ReassociatePass::RewriteExprTree

When Reassociate is rewriting an expression tree it may
reuse old binary expression nodes, for new expressions.
Whenever an expression node is reused, but with a non-trivial
change in the result, we need to invalidate any debug info
that is associated with the node.

If for example rewriting
  x = mul a, b
  y = mul c, x
  x = mul c, b
  y = mul a, x
we still get the same result for 'y', but 'x' is a new expression.
All debug info referring to 'x' must be invalidated (marked as
optimized out) since we no longer calculate the expected value.

As a side-effect this patch avoid (at least some) problems where
reassociate could end up creating IR with debug-use before def.
Earlier the dbg.value nodes where left untouched in the IR, while
the reused binary nodes where sinked to just before the root node
of the rewritten expression tree. See PR27273 for more info about
such problems.

    [10 lines not shown]

LLVM — cfe/trunk/lib/Parse ParseTemplate.cpp

Fix buildbot problems after rC330794

  error: no matching function for call to 'makeArrayRef'

By using a local C array as input to makeArrayRef.

Not sure if this is the best solution, but it makes the code
compile again.

LLVM — llvm/trunk/utils/TableGen AsmMatcherEmitter.cpp

[TableGen] Fix bad indentation in tablegen output file.

LLVM — llvm/trunk/lib/Transforms/Utils BuildLibCalls.cpp

Merging r46043:

LLVM — cfe/trunk/include/clang/Sema DeclSpec.h

[NFC] Make dependent parameter non-deducible, so that we are forced to use the default 
template parameter.

This might provide users with more graceful diagnostics if they should ever try and call 
this function with non-ConceptDecls.

LLVM — llvm/trunk/test/CodeGen/X86 imul.ll

[X86] Auto-generate complete checks. NFC
Delta File
+178 -53 llvm/trunk/test/CodeGen/X86/imul.ll
+178 -53 1 file

LLVM — cfe/trunk/include/clang/Sema DeclSpec.h

Fix rC330794 - a parameter that should have been dependent was inadvertently not -
 and compiled in MSVC - but not so for the other bots.

The fix was to make it dependent as intended.

LLVM — cfe/trunk/test/CodeGenCUDA kernel-call.cu

Fix lit test kernel-call.cu failure on ps4 due to dso_local

LLVM — cfe/trunk/include/clang/AST DeclTemplate.h RecursiveASTVisitor.h, cfe/trunk/include/clang/Basic DiagnosticSemaKinds.td DiagnosticParseKinds.td

[c++2a] [concepts] Add rudimentary parsing support for template concept declarations

This patch is a tweak of changyu's patch: https://reviews.llvm.org/D40381. It differs in 
that the recognition of the 'concept' token is moved into the machinery that recognizes 
declaration-specifiers - this allows us to leverage the attribute handling machinery more 

See the test file to get a sense of the basic parsing that this patch supports. 

There is much more work to be done before concepts are usable...

Thanks Changyu!

LLVM — cfe/trunk/test/CodeGenCUDA kernel-call.cu

Fix failure in lit test kernel-call.cu

There is signext on ppc64. Just remove check for function argument.

LLVM — llvm/trunk/lib/Transforms/Scalar DivRemPairs.cpp

[DivRemPairs] Fix non-determinism in use list order.

Use a MapVector instead of a DenseMap for RemMap since it is iteratated
over and the order of iteration can effect the order that new
instructions are created.  This can in turn effect the use list order of
div/rem input values if multiple new instructions are created that share
any input values.

Reviewers: spatel

Subscribers: mcrosier, llvm-commits

Differential Revision: https://reviews.llvm.org/D45858

LLVM — libcxx/trunk/test/std/input.output/iostreams.base/ios.base/ios.types/ios_failure ctor_char_pointer_error_code.pass.cpp ctor_string_error_code.pass.cpp

[libcxx] [test] Remove nonportable that errc::is_a_directory produces "Is a directory" 
from ios_base::failure tests

These io_error asserts that std::errc::is_a_directory has message "Is a directory". On 
MSVC++ it reports "is a directory" (with a lowercase I). That doesn't matter for the 
ios_failure component being tested, so just implement in terms of 

Reviewed as https://reviews.llvm.org/D45715

LLVM — cfe/trunk/include/clang/Basic IdentifierTable.h LangOptions.def, cfe/trunk/include/clang/Frontend LangStandards.def FrontendOptions.h

[HIP] Add hip input kind and codegen for kernel launching

HIP is a language similar to CUDA 
The language syntax is very similar, which allows a hip program to be compiled as a CUDA 
program by Clang. The main difference
is the host API. HIP has a set of vendor neutral host API which can be implemented on 
different platforms. Currently there is open source
implementation of HIP runtime on amdgpu target 

This patch adds support of input kind and language standard hip.

When hip file is compiled, both LangOpts.CUDA and LangOpts.HIP is turned on. This allows 
compilation of hip program as CUDA
in most cases and only special handling of hip program is needed LangOpts.HIP is checked.

This patch also adds support of kernel launching of HIP program using HIP host API.

When -x hip is not specified, there is no behaviour change for CUDA.

Patch by Greg Rodgers.
Revised and lit test added by Yaxun Liu.

Differential Revision: https://reviews.llvm.org/D44984

LLVM — cfe/trunk/include/clang/Basic DiagnosticSerializationKinds.td, cfe/trunk/lib/AST ODRHash.cpp

[ODRHash] Hash template arguments of methods.

LLVM — lld/trunk/ELF Driver.cpp, lld/trunk/test/ELF gc-sections-shared.s as-needed-weak.s

Bring r329960 back.

The fix is to copy Used when replacing the symbol.

Original message:

Do not keep shared symbols created from garbage-collected eliminated DSOs.

If all references to a DSO happen to be weak, and if the DSO is
specified with --as-needed, the DSO is not added to DT_NEEDED.
If that happens, we also need to eliminate shared symbols created
from the DSO. Otherwise, they become dangling references that point
to non-exsitent DSO.

Fixes https://bugs.llvm.org/show_bug.cgi?id=36991

Differential Revision: https://reviews.llvm.org/D45536

LLVM — llvm/trunk/lib/Transforms/Scalar SimpleLoopUnswitch.cpp

[PM/LoopUnswitch] Begin teaching SimpleLoopUnswitch to use the new
update API for dominators rather than doing manual, hacky updates.

This is just the first step, but in some ways the most important as it
moves the non-trivial unswitching to update the domtree rather than
fully recalculating it each time.

Subsequent patches should remove the custom update logic used by the
trivial unswitch and replace it with uses of the update API.

This also fixes a number of bugs I was seeing when testing non-trivial
unswitch due to it querying the quasi-correct dominator tree. Now the
tree is 100% correct and safe to query. That said, there are still more
bugs I can see with non-trivial unswitch just running over the test
suite, so more bugfix patches are needed as well.

Thanks to both Sanjoy and Fedor for reviews and testing!

Differential Revision: https://reviews.llvm.org/D45943

LLVM — lld/trunk/COFF Driver.cpp

[COFF] create MemoryBuffers without requiring NUL terminators

In a number of places in the COFF linker, we were calling
MemoryBuffer::getFile() with default parameters. This causes LLVM to
NUL-terminate the buffers, which can prevent them from being memory
mapped. Since we operate on binary and do not use NUL as an indicator
of the end of the file content, this change causes us to not require
the NUL terminator anymore.

Reviewers: ruiu, pcc

Reviewed By: ruiu

Subscribers: llvm-commits

Differential Revision: https://reviews.llvm.org/D45909
Delta File
+7 -3 lld/trunk/COFF/Driver.cpp
+7 -3 1 file

LLVM — lld/trunk/wasm Writer.cpp

Style fix.
Delta File
+3 -3 lld/trunk/wasm/Writer.cpp
+3 -3 1 file

LLVM — lld/trunk/test/ELF weak-shared-gc.s

Add a test. NFC.

This would have found the issue in r329960.
Delta File
+21 -0 lld/trunk/test/ELF/weak-shared-gc.s
+21 -0 1 file

LLVM — llvm/trunk/lib/Target/AArch64 AArch64InstrInfo.cpp, llvm/trunk/test/CodeGen/AArch64 machine-outliner-inline-asm-adrp.mir

[MachineOutliner] Check for explicit uses of LR/W30 in MI operands

Before, the outliner would grab ADRPs that used LR/W30. This patch fixes
that by checking for explicit uses of those registers before the special-casing
for ADRPs.

This also adds a test that ensures that those sorts of ADRPs won't be outlined.

LLVM — llvm/trunk/lib/CodeGen/SelectionDAG DAGCombiner.cpp, llvm/trunk/test/CodeGen/X86 mul-constant-i16.ll pr32345.ll

[DAGCombiner][X86] When promoting loads don't use ZEXTLOAD even its legal

We were previously prefering ZEXTLOAD over EXTLOAD if it is legal. This triggers during 
X86's promotion of i16->i32. Not sure about other targets.

Using ZEXTLOAD can prevent folding it to SEXTLOAD later if we were to promote a sign 
extended operand like we would need for SRA. However, X86 doesn't currently promote i16 
SRA. I was looking into doing that which is how I found this issue.

This is also blocking our ability to fold 4 byte aligned EXTLOADs with "loadi32". This is 
what caused most of the test changes here.

Differential Revision: https://reviews.llvm.org/D45585#inline-402825

LLVM — cfe/trunk/lib/Driver/ToolChains Gnu.cpp, cfe/trunk/test/Driver android-ndk-standalone.cpp

Revert "[Driver] Android triples are not aliases for other triples."

Revering while I diagnose the failures.

This reverts commit 82dc3bf2157da280420f80e654292cb05e0dc5f7.

LLVM — llvm/trunk/test/DebugInfo/NVPTX dbg-declare-alloca.ll

Fix path separator checks on Windows

LLVM — llvm/trunk/include/llvm/CodeGen TargetInstrInfo.h, llvm/trunk/lib/CodeGen StackSlotColoring.cpp

[X86] Account for partial stack slot spills (PR30821)

Previously, _any_ store or load instruction was considered to be
operating on a spill if it had a frameindex as an operand, and thus
was fair game for optimisations such as "StackSlotColoring". This
usually works, except on architectures where spills can be partially
restored, for example on X86 where a spilt vector can have a single
component loaded (zeroing the rest of the target register). This can be
mis-interpreted and the zero extension unsoundly eliminated, see

To avoid this, this commit optionally provides the caller to
isLoadFromStackSlot and isStoreToStackSlot with the number of bytes
spilt/loaded by the given instruction. Optimisations can then determine
that a full spill followed by a partial load (or vice versa), for
example, cannot necessarily be commuted.

Patch by Jeremy Morse!

Differential Revision: https://reviews.llvm.org/D44782

LLVM — llvm/trunk/tools/llvm-objcopy Opts.td

[llvm-objcopy] Adjust the help message

Capitalize the first letter, 
make the text a bit more consistent.

Differential revision: https://reviews.llvm.org/D46025

LLVM — llvm/trunk/include/llvm/ADT APInt.h, llvm/trunk/unittests/ADT APIntTest.cpp

Bring back APInt self-move assignment check for MSVC only

It was removed about a year ago in r300477. Bring it back, along with
its unittest, when the MSVC STL is in use. The MSVC STL performs
self-assignment in std::shuffle. These days, llvm::sort calls
std::shuffle when expensive checks are enabled to help find
non-determinism bugs.

Reviewers: craig.topper, chandlerc

Subscribers: llvm-commits

Differential Revision: https://reviews.llvm.org/D46028

LLVM — llvm/trunk/lib/Target/AMDGPU R600Instructions.td SIInstructions.td, llvm/trunk/test/CodeGen/AMDGPU llvm.amdgpu.kilp.ll si-lower-control-flow-kill.ll

AMDGPU: Remove deprecated llvm.AMDGPU.kilp intrinsic

Summary: This is no longer used by mesa since its 18.0.0 release.

Reviewers: nhaehnle

Reviewed By: nhaehnle

Subscribers: arsenm, kzhuravl, wdng, yaxunl, dstuttard, tpr, llvm-commits, t-tye

Differential Revision: https://reviews.llvm.org/D45988

LLVM — llvm/trunk/lib/Target/AMDGPU AMDGPUCallLowering.cpp, llvm/trunk/test/CodeGen/AMDGPU/GlobalISel todo.ll

AMDGPU/GlobalISel: Fall-back to SelectionDAG for non-void functions

Reviewers: arsenm, nhaehnle

Reviewed By: nhaehnle

Subscribers: kzhuravl, wdng, nhaehnle, yaxunl, rovka, kristof.beyls, dstuttard, tpr, 
t-tye, llvm-commits

Differential Revision: https://reviews.llvm.org/D45843

LLVM — llvm/trunk/docs CodingStandards.rst

[docs] Add a note on non-deterministic sorting order of equal elements

Reviewers: RKSimon, t.p.northover, dexonsmith

Reviewed By: RKSimon

Subscribers: llvm-commits

Differential Revision: https://reviews.llvm.org/D45831
Delta File
+11 -0 llvm/trunk/docs/CodingStandards.rst
+11 -0 1 file

LLVM — llvm/trunk/test/CodeGen/AArch64 unfold-masked-merge-scalar-variablemask.ll, llvm/trunk/test/CodeGen/X86 unfold-masked-merge-scalar-variablemask.ll

[X86][AArch64][NFC] Add tests for masked merge unfolding with %y = const

The fold was added in D45733.

This appears to be a regression.

LLVM — cfe/trunk/lib/Driver/ToolChains Gnu.cpp, cfe/trunk/test/Driver android-ndk-standalone.cpp

[Driver] Android triples are not aliases for other triples.

Android targets should never use tools/libraries for non-Android
targets or vice versa.

Reviewers: srhines, george.burgess.iv, eugenis

Reviewed By: eugenis

Subscribers: cfe-commits

Differential Revision: https://reviews.llvm.org/D45597

LLVM — llvm/trunk/include/llvm/Analysis CaptureTracking.h, llvm/trunk/lib/Analysis CaptureTracking.cpp

[CaptureTracking] Fixup const correctness of DomTree arg (NFC)

The PointerMayBeCapturedBefore function's DomTree arg should be
const instead of non-const. There are no non-const uses of it
in the function.

LLVM — llvm/trunk/test/Transforms/InstCombine select-icmp-and.ll select.ll

[InstCombine] move tests for select with bit-test of condition; NFC

These are all but 1 of the select-of-constant tests that appear 
to be transformed within foldSelectICmpAnd() and the block above 
it predicated by decomposeBitTestICmp().

As discussed in D45862 (and can be seen in several tests here),
we probably want to stop doing those transforms because they
can increase the instruction count without benefitting other
passes or codegen.

The 1 test not included here is a urem test where the bit hackery
allows us to remove a urem. To preserve killing that urem, we 
should do some stronger known-bits analysis or pattern matching of 
'urem x, (select-of-pow2-constants)'.

LLVM — llvm/trunk/lib/Target/AMDGPU AMDGPUCallLowering.cpp, llvm/trunk/test/CodeGen/AMDGPU/GlobalISel irtranslator-amdgpu_ps.ll

AMDGPU/GlobalISel: Add support for amdgpu_ps calling convention

Reviewers: arsenm

Reviewed By: arsenm

Subscribers: kzhuravl, wdng, nhaehnle, yaxunl, rovka, kristof.beyls, dstuttard, tpr, 
t-tye, llvm-commits

Differential Revision: https://reviews.llvm.org/D45837

LLVM — cfe/trunk/lib/StaticAnalyzer/Core PlistDiagnostics.cpp, cfe/trunk/test/Analysis/copypaste plist-diagnostics.cpp

[analyzer] Add support for the note diagnostic pieces to plist output format.

Note diagnostic pieces are an additional way of highlighting code sections to
the user. They aren't part of the normal path diagnostic sequence. They can
also be attached to path-insensitive reports.

Notes are already supported by the text output and scan-build.

Expanding our machine-readable plist output format to be able to represent notes
opens up the possibility for various analyzer GUIs to pick them up.

Patch by Umann Kristóf!

Differential Revision: https://reviews.llvm.org/D45407

LLVM — llvm/trunk/lib/MC WasmObjectWriter.cpp

[wasm] Fix uninitialized memory introduced in r330749.

Found with MSan. This was causing all the WASM MC tests to fail about
10% of the time.

LLVM — llvm/trunk/tools/bugpoint Miscompilation.cpp ExtractFunction.cpp

[bugpoint] Fix crash when testing for miscompilation.

Method BugDriver::performFinalCleanups(...) would delete Module object
it worked on, which was also deleted by its caller
(e.g. TestCodeGenerator(...)). Changed the code to avoid double delete
and make Module ownership slightly clearer.

Patch by Andrzej Janik.

LLVM — llvm/trunk/include/llvm/Support MathExtras.h

[Support] fix countLeadingZeros for types shorter than int

LLVM — llvm/trunk/cmake/modules HandleLLVMStdlib.cmake

[cmake] Fix libc++ detection

-stdlib=libc++ is added to both the compilation and the link flags, but
the logic for adding it was only checking if it was supported during
compilation and not linking. This could lead to false positives, for
example when using clang with libstdc++ (where the compiler would
support -stdlib=libc++ but then linking would fail because of libc++
actually being unavailable).

LLVM — llvm/trunk/lib/Target/X86 X86SchedSkylakeServer.td

[X86][SKX] Setup WriteFMul and remove unnecessary InstRW scheduler overrides.

LLVM — cfe/trunk/lib/Sema SemaChecking.cpp, cfe/trunk/test/SemaCXX array-bounds.cpp constant-expression-cxx11.cpp

Improve -Warray-bounds to handle multiple array extents rather than only handling the 
top-most array extent.

Patch by Bevin Hansson.

LLVM — llvm/trunk/test/CodeGen/X86 avg.ll

[test] Update llc checks for CodeGen/X86/avg.ll

The output of update_llc_test_checks.py on this test file has changed,
so the test file should be updated to minimize source changes in future

The test updates for this file appear to be limited to relaxations of
the form:

  -; SSE2-NEXT:    movq %rdi, -{{[0-9]+}}(%rsp) # 8-byte Spill
  +; SSE2-NEXT:    movq %rdi, {{[-0-9]+}}(%r{{[sb]}}p) # 8-byte Spill

This was suggested in https://reviews.llvm.org/D45995.
Delta File
+170 -170 llvm/trunk/test/CodeGen/X86/avg.ll
+170 -170 1 file

LLVM — llvm/trunk/tools/llvm-mca llvm-mca.cpp

[llvm-mca] Remove unused flag -verbose. NFC

I forgot to remove it at r329794.

LLVM — llvm/trunk/lib/Target/X86 X86SchedSkylakeServer.td X86InstrSSE.td, llvm/trunk/test/tools/llvm-mca/X86/BtVer2 resources-sse41.s resources-avx1.s

[X86] Split off PHMINPOSUW to their own schedule class

This also fixes Jaguar's schedule which was treating it as the WriteVecIMul default.

LLVM — llvm/trunk/docs/CommandGuide lit.rst, llvm/trunk/utils/lit/lit TestRunner.py

[lit] Report line number for failed RUN command

When debugging test failures with -vv (or -v in the case of the
internal shell), this makes it easier to locate the RUN line that
failed.  For example, clang's test/Driver/linux-ld.c has 892 total RUN
lines, and clang's test/Driver/arm-cortex-cpus.c has 424 RUN lines
after concatenation for line continuations.

When reading the generated shell script, this also makes it easier to
locate the RUN line that produced each command.

To support reporting RUN line numbers in the case of the internal
shell, this patch extends the internal shell to support the null
command, ":", except pipelines are not supported.

Reviewed By: asmith, delcypher

Differential Revision: https://reviews.llvm.org/D44598

LLVM — cfe/trunk/include/clang/Basic Cuda.h, cfe/trunk/lib/Basic Cuda.cpp

[CUDA] Enable CUDA compilation with CUDA-9.2

Differential Revision: https://reviews.llvm.org/D45827