OpenBSD/src d2WND8Osys/arch/amd64/amd64 mds.S cpu.c, sys/arch/amd64/conf Makefile.amd64 files.amd64

   Mitigate Intel's Microarchitectural Data Sampling vulnerability.
   If the CPU has the new VERW behavior than that is used, otherwise
   use the proper sequence from Intel's "Deep Dive" doc is used in the
   return-to-userspace and enter-VMM-guest paths.  The enter-C3-idle
   path is not mitigated because it's only a problem when SMT/HT is
   enabled: mitigating everything when that's enabled would be a _huge_
   set of changes that we see no point in doing.

   Update vmm(4) to pass through the MSR bits so that guests can apply
   the optimal mitigation.

   VMM help and specific feedback from mlarkin@
   vendor-portability help from jsg@ and kettenis@
   ok kettenis@ mlarkin@ deraadt@ jsg@
VersionDeltaFile
1.1+192-0sys/arch/amd64/amd64/mds.S
1.135+139-1sys/arch/amd64/amd64/cpu.c
1.118+17-5sys/arch/amd64/amd64/locore.S
1.16+15-1sys/arch/amd64/amd64/vmm_support.S
1.47+6-1sys/arch/amd64/amd64/mainbus.c
1.131+5-1sys/arch/amd64/include/cpu.h
1.84+4-1sys/arch/amd64/include/specialreg.h
1.66+4-1sys/arch/amd64/include/vmmvar.h
1.9+3-1sys/arch/amd64/include/codepatch.h
1.40+3-1sys/arch/amd64/amd64/genassym.cf
1.245+2-2sys/arch/amd64/amd64/vmm.c
1.114+2-2sys/arch/amd64/conf/Makefile.amd64
1.111+3-1sys/arch/amd64/amd64/identcpu.c
1.102+2-1sys/arch/amd64/conf/files.amd64
+397-1914 files

UnifiedSplitRaw