Linux/linux 72296bdarch/riscv/boot/dts/sifive fu540-c000.dtsi

riscv: dts: add initial support for the SiFive FU540-C000 SoC

Add initial support for the SiFive FU540-C000 SoC.  This is a 28nm SoC
based around the SiFive U54-MC core complex and a TileLink
interconnect.

This file is expected to grow as more device drivers are added to the
kernel.

This patch includes a fix to the QSPI memory map due to a
documentation bug, found by ShihPo Hung <shihpo.hung at sifive.com>, adds
entries for the I2C controller, and merges all DT changes that
formerly were made dynamically by the riscv-pk BBL proxy kernel.

Signed-off-by: Paul Walmsley <paul.walmsley at sifive.com>
Signed-off-by: Paul Walmsley <paul at pwsan.com>
Tested-by: Loys Ollivier <lollivier at baylibre.com>
Tested-by: Kevin Hilman <khilman at baylibre.com>
Cc: Rob Herring <robh+dt at kernel.org>
Cc: Mark Rutland <mark.rutland at arm.com>
Cc: Palmer Dabbelt <palmer at sifive.com>
Cc: Albert Ou <aou at eecs.berkeley.edu>
Cc: ShihPo Hung <shihpo.hung at sifive.com>
Cc: devicetree at vger.kernel.org
Cc: linux-riscv at lists.infradead.org
Cc: linux-kernel at vger.kernel.org
DeltaFile
+215-0arch/riscv/boot/dts/sifive/fu540-c000.dtsi
+215-01 files

UnifiedSplitRaw